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Abstract
An organic thin film transistor (OTFT) technology platform has been developed for
flexible integrated circuits applications. OTFT performance is tuned by engineering
the dielectric constant of the gate insulator and the insulator/semiconductor inter-
face. Full integration is enabled by a low temperature photolithographic patterning
process that is compatible with flexible substrates. Devices and circuits for low volt-
age (IVDs < 5 V) and high (IVDDI > 300 V) voltage applications are demonstrated.
Both the low and high voltage OTFTs are made from the same set of materials and
processes.
Low voltage operation is achieved by the use of BZN (Bii. 5Zn1Nbi.50 7 ) which main-
tains a high dielectric constant (40) at low processing temperatures. With surface
treatments and back channel encapsulation for patterning, OTFTs having two dis-
tinct threshold voltages (VT > 0 V and VT < 0 V) are integrated into logic inverters
and ring oscillators based on logic inverters.
To assess how BZN can serve as a gate dielectric in OTFTs, dielectric breakdown
studies of BZN deposited at room temperature by RF Sputtering are presented. The
time dependent dielectric breakdown (TDDB) and the time-zero dielectric breakdown
(TZDB) are studied as a function of the polarity constant DC current stress, dielec-
tric thickness, temperature, and surface treatments. Results show that current flows
through these films via Schottky emission with a barrier height of ~1 eV on Au. Fur-
ther, initial breakdown was not fatal and is characterized as a change in conduction
mechanisms. This suggests that a trap assisted conduction mechanism dominates be-
yond a critical trap density (p = 1.5 x 1017 cm- 3) which is generated due to electrical
stressing.
High voltage thin film transistor (HVTFT) switches very large drain-to-source volt-
3
ages (VDD >300 V) with a lower controlling voltage (VG <20 V). An offset drain/source
structure enables high voltage operation. A high voltage organic thin film transistor
(HVOTFT) has been fabricated. As organic semiconductors and related devices are
known for their compatibility with flexible media and/or large areas, the HVOTFT
would be suitable for high voltage switching on such media. Gate insulator engineer-
ing is used to tune the threshold voltage and drain current in these devices. HVOTFTs
of channel length 10 pm and offset length 20 pm suffer from non-saturating current
behavior that is similar to the short channel effects reported in short channel OTFTs
and Si-based MOSFETs, and a metastable charge injection similar to that reported
in a-Si based HVTFTs.
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Chapter 1
Introduction
Ages in time are defined by materials (Ice Age, Stone Age, Bronze Age, Iron Age,
etc). So how does one define today? Some call it the Computer Age (semiconduc-
tors). Others call it the Age of Plastics (organic materials). The subject of this work,
organic semiconductors, lies at the intersection of the two.
1.1 A BRIEF HISTORY of SOLID STATE
DEVICES and INTEGRATED CIRCUITS
Consider the evolution of displays, telecommunication, and computation (Figure 1-
1). Devices used for these applications have become so influential and ubiquitous
that modern life is unimaginable without them. Further, these gadgets are so multi-
functional it is difficult to determine for which application they are designed (smart
phones, tablets). Beyond sharing mutually beneficial applications, the evolution of
display, computation, and telecommunications technologies share a common similar-
ity. In all three, multifunctionality is realized due to increasing design and fabrication
complexity which is enabled by the integrated circuit (batch fabricated, intercon-
nected electronic components). Following the wide scale adoption of the integrated
circuit (IC), all three industries have shown dramatic advancement within the last 30
years.
The first beneficiary of the integrated circuit is computation. The demand for lower
power consumption, faster microprocessors with more memory at lower costs spawned
a prodigious industrial infrastructure for crystalline Si-based microelectronics. In
1965, Gordon Moore postulated that number of transistors that can be batch fabri-
cated into an integrated circuit will double approximately every two years [1]. This
trend has held since its inception. The need for cost reduction drives the miniaturiza-
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1.2. DEMAND FOR LARGE AREA FLEXIBLE ELECTRONICS
tion of integrated circuits. With this miniaturization, applications can be made more
complex and multifunctional. As a result, this industry motivated the development
of etching, deposition, and patterning techniques for the very large scale integration
(VLSI) of circuits. [2].
The display and telecommunication industries progressed by adopting the fabrication
techniques pioneered in Si-based microelectronics. For example, pressure sensors, ac-
celerometers, gyroscopes and other micro-electro-mechanical systems (MEMS) based
on silicon have used this infrastructure to miniaturize and integrate a significant
amount of functionality onto MEMS chips while reducing size and hence cost through
batch fabrication [3, 4, 5, 6, 7, 8, 9]. In the case of displays, this adaptation has mo-
tivated patterning technologies for large areas. Displays as large as 100" have been
demonstrated. The achievement of displays on large areas conceived the notion of
flexible displays or substrates for even large areas at lower costs, where active inte-
grated devices could be embedded on any surface such as plastic or textiles [10].
1.2 DEMAND for LARGE AREA FLEXIBLE
ELECTRONICS
Modern flat panel displays are not based on single crystal silicon (as with micropro-
cessors) but on amorphous silicon (a-Si). Single crystal silicon cannot be grown or
deposited at temperatures below 1000*C, whereas processing temperatures for glass
substrates is limited to 400*C and below [11, 12, 13], limiting fabrication to rigid sub-
strates. The extension of Si microfabrication technologies to mechanically compliant
substrates suggest that new devices processed at temperatures close to ambient are
necessary. This requirement has inspired and motivated research in organic (carbon-
based) semiconductor electronics as they can be processed at room temperature mak-
ing them compatible with flexible materials which have low melting points (plastics,
fabric, gels, foams, etc.).
Large area, flexible electronics have the potential to make current technologies more
pervasive and ubiquitous. Such ubiquity can take the form of roll-able displays, solar
cells, microprocessors, portable medical diagnostics monitors, smart textiles, wearable
antennas and sensors. While there are a number of semiconductor materials that are
viable candidates for realizing such applications, the class of materials of interest in
this dissertation is organic semiconductors.
1.3 ORGANIC THIN FILM TRANSISTORS
For over two decades, organic semiconductor based thin film transistors (OTFTs)
have been of immense interest to solid state device physicists and engineers. This
is because of the potential to build electronics with significant complexity and func-
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tionality on any flexible, large area surface. The nature of the chemical bonding in
organic semiconductors (Van der Waals or dispersive) allows them to be fabricated
on mechanically compliant substrates. A number of devices with large areas show
a modest level of complexity and have been demonstrated using OTFTs as compo-
nents. These range from RFID tags [14, 15] and microcontrollers [16, 17] to tactile
sensors [18], and actuators [19]. A comparison between the TFT and Metal Oxide
Semiconductor FET (MOSFET) is shown in Figure 1-2.
Semiconductor Encapsulation
Gate
Drain Source nsltrSource Drain InsulatorGatelatao
a. tSbtaeb. ptp usrt
G~ a t e 
B o d y
FIGURE 1-2: Cross section of the TFT explored in this work (a) and Cross section of typical
monolithic MOSFET (b)
Initially, OTFTs were fabricated using highly doped Si as the unpatterned gate, with
a thermally grown oxide, with metal contacts for the source/drain, and completed
with the deposition of the semiconductor. A completed structure is shown in Figure
1-3. This structure is successful for giving quick feedback of materials and device ex-
ploration but was not suitable for building simple two transistor circuits such as the
logic inverter. To demonstrate scalable devices and simple circuits, fabrication pro-
cesses that use shadow masks were developed [20]. However, complex circuits (10,000
TFTs) with useful functions (voltage inverting) cannot be made with this pattern-
ing method as scaling and reproducibility are limited. This is a familiar problem as
early Si-based devices had the same limitation. Photolithography was developed to
surmount this issue in Si-based microelectronics and can be applied to OTFTs.
1.3.1 Patterning and Integration with Photolithography
By using low resolution patterning methods or lack of patterning altogether, the
performance of organic thin film transistors (OTFTs) and related circuits can suf-
fer from large overlap capacitances, cross talk, or source to drain current leakage
[22, 23, 24, 25, 26]. For technologies based on organic semiconductors, photolithogra-
phy is desirable as devices can be scaled to smaller feature sizes over large substrate ar-
eas enabling complex circuits on any flat surface [23, 26, 27]. Further, building OTFTs
with photolithography allows for compatibility and easy integration with other system
components that rely on photolithography, such as micro-electro-mechanical systems
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FIGURE 1-3: Schematic of early OTFT prototype structure [21]. This structure is not sufficient for
making complex circuits.
(MEMS). Nausieda et al. showed how using photolithography can enable complex
circuits (mixed-signal integrated circuits with dual threshold voltage technology by
gate metal engineering) and applications like an organic active-matrix imager [28, 29].
As Nausieda et al. aptly demonstrated the benefits and added capabilities of pho-
tolithography, a key performance limitation which is high operating voltage, has yet
to be addressed with devices and circuits built with photolithography.
1.3.2 High-rt Insulators for Low Operating Voltages
A number of different variables determine the drain current in an OTFT. One of
which is the amount of charge that is accumulated in the channel by the applied gate
voltage. This depends on the capacitance of the gate insulator. Equation 1.1 is the
expression for gate insulator capacitance.
C = (1.1)
tox
Where,
Cj: gate insulator capacitance
c,: permittivity of free space
n: dielectric constant of the insulator
A: area of gate capacitor
tox: thickness of gate insulator
Using this expression, there are two ways gate capacitance can be increased for more
charge accumulation and higher drive currents. One way is to decrease the gate ox-
ide thickness (tox). This is effective [30] but poses a reliability issue as the thinner
dielectrics are worse insulators as they show large leakage currents. This too was an
issue for Si-based devices and was successfully surmounted by using high-c (dielectric
constant) insulators or increasing r. in Equation 1.1. The wide scale use of high-'
insulators in Si-based devices was pioneered by Intel Corporation, a semiconductor
chip maker, enabling multiple generations of advancement in chip performance [31].
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High-n dielectrics are of interest for OTFTs as a means of increasing drive currents
and lowering operating voltages which improve energy efficiency in a circuit. Dimi-
trakopoulos et al. successfully demonstrated the use of high-K dielectrics to lower the
operating voltage of OTFTs in 1999 [32]. The high-n dielectric not only lowered the
operating voltage. To date, there are many reports of high-K materials successfully
reducing operating voltages in OTFTs [33].
1.3.3 Surface Treatments for Threshold Voltage Engineering
The threshold voltage (VT) is the gate voltage necessary to accumulate enough charge
in the semiconductor to form a conducting channel that will support a current. Equa-
tion 1.2 is a general expression (discussed in more detail in Chapter 3) for the threshold
voltage in OTFTs.
VT = (om - 0s) - (Qit - Qox) (1.2)
Where,
#M and 0s: work functions of the gate metal and the semiconductor
E: permittivity of free space
n: dielectric constant of the insulator
Qjt: surface charge density at the interface between insulator and the semicon-
ductor.
Qox: = p pox (t) - dt
Pox: charge density per unit volume in the insulator
tox: thickness of the insulator
From this expression (Equation 1.2), VT can be controlled by engineering the interface
state density (Qit), among other device parameters (0m, s, and tox). Circuits with
two distinct threshold voltages will consume less power, are more area efficient, and
show more defined "high" and "low" states (necessary for complex logic and comput-
ing). As most organic semiconductors cannot be reliably doped as with Si (dopant
levels in Si determine threshold voltages), surface treatments that electronically mod-
ify the interface of the semiconductor/insulator are used to shift threshold voltage.
Using surface treatments to tune threshold voltages is common in OTFTs [34, 35, 36].
Wang et al. showed how to tune the threshold voltage by creating dangling bonds
at the insulator/semiconductor interface via 02 plasma treating an organic insulator.
Of the reported high-s insulators used to reduce operation voltages, the material de-
ployed by Choi et al. BZN (Bi1.5Zn 1 Nbi.5 0 7 ), is of special interest. Choi et al. showed
that the threshold voltage of OTFTs made from BZN can be shifted negative with
a parylene-C based surface treatment creating a technology platform with both low
operating voltages and two distinct VTs. The lack of a fully integrated, low voltage
(VGS), tunable VT device technology platforms limit the traction of new applications
based on organic thin film transistors.
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1.4 SCOPE of the DISSERTATION
The realization of complex and advanced electronic systems with new functional-
ity requires circuits to be built with materials (organic semiconductors) compatible
with large areas and flexible substrates (low temperature processing). This will be
addressed in this dissertation. Specifically, integrated circuits based on OTFTs fea-
turing advanced materials (high-r, and threshold voltage shifting surface treatments)
with be fabricated and demonstrated in both high and low voltage applications.
1.4.1 Low Voltage, Dual VT, Thin Film Transistors and Inte-
grated Circuits
Though pentacene has a comparable mobility to amorphous Si, there is still a need
for devices to operate at lower voltages to realize the full potential of technologies
based on organic semiconductors. Devices requiring high power supply voltages or
several batteries limit the portability and usefulness of the applications that use these
organic semiconductor technologies. At the very least, low voltage OTFTs will have
a low threshold voltage (VT), high drive currents (ID), and distinct "on" and "Off"
states within a narrow voltage range or a small subthreshold swing (S). These design
criteria can be met with a high-r, gate insulators [33].
As reported by Choi et al., the high dielectric constant (K=40) gate insulator BZN,
can lower operating voltages in OTFTs and circuits [37]. Further VT can be shifted by
using a surface treatment on this dielectric without sacrificing the low voltage oper-
ation. Nauseida et al., demonstrated the efficacy of building OTFT based integrated
circuits featuring two distinct threshold voltages, which makes for more power and
area efficient circuits [29].
This dissertation reports a technology which uses the materials reported by Choi et
al. to lower operating voltage and realize two distinct threshold voltages which are
deployed in similar integrated circuitry and fabrication techniques used by Nausieda
et al. The technology is fully integrated via the low temperature processing methods.
1.4.2 A Study of Low Voltage Breakdown in Bii.5Zn 1Nbi.50 7
BZN is effective in lowering operating voltages in organic and metal oxide based TFTs
[37, 38]. However, its wide accepted use is limited due to reliability issues emanating
from high gate leakage and low breakdown fields in films deposited at room temper-
ature [38, 39, 40]. Investigators have addressed this issue by fabricating composite
dielectric stacks which feature larger bandgap insulators [38] and composition engi-
neering to control parasitic trap assisted charge transport [40] in the dielectric. How-
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FIGURE 1-4: Cross sections OTFT and HVOTFT of comparing the structural differences.
ever, a rigorous statistical study of dielectric breakdown based on Time-Dependent
Dielectric Breakdown and Time-Zero Dielectric Breakdown measurements in BZN
films deposited at room temperature with minimal annealing (necessary for flexible
substrates) is lacking. Such a study is conducted in this dissertation. Results support
reported leakage mechanisms [40, 38] in BZN and provides more insight into how this
material can be used practically in hundreds of devices on one substrate.
1.4.3 High Voltage Organic Thin Film Transistors
A High Voltage Thin Film Transistor (HVTFT) switches very large voltages (I VDD
>300V) with a small controlling voltage (IVGs < 20V). While field effect transistors
are widely used for pixel addressing in large-area flat-panel displays, many applica-
tions require drive voltages much greater than 100V. Among these applications are
ferroelectric liquid crystals, electrophoretic or PLZT electrooptic displays, and elec-
trographic plotters [41, 42], digital x-ray imaging [43, 44] , addressable poly-Si cold
cathodes [45], and MEMS [4]. High voltage FETs are a necessity or enable substantial
improvements for these applications.
Conceived in the late 1980's, the HVTFT is typically built with amorphous or poly-Si
for the semiconductor [42, 41]. In this dissertation, the Si is replaced with an organic
semiconductor and processed below ~ 130*C realizing a HVTFT compatible with
flexible substrates. This provides a technology platform for flexible MEMS drivers.
To increase the drain-to-source driving voltage or electric field across an FET, a re-
sistive structure can be placed between the drain or source electrode and the gated
channel. In this work, high driving voltages are achieved by offsetting the drain or
source electrode from the gate. This offset creates an resistive ungated semiconductor
region in series with a gated semiconductor region. Martin et al. and Unagami et
al. used this approach for amorphous Si and poly-Si-based HVTFTs [42, 41]. This
structure is shown and compared to the typical OTFT in Figure 1-4.
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1.5 DISSERTATION OVERVIEW
Advanced devices can be built by optimizing key materials and components. However
to realize complete integrated systems, the materials and components must also be
optimized within the constraints of the fabrication processes and device structures
necessary for integration, not from materials properties alone. By considering both
fabrication processes and device structures, in addition to material properties for
materials selection, integrated circuits are built for two widely different applications
using the same materials.
This dissertation will report the following.
1. A scalable, low temperature (<130'C), fully photolithographic, fabrication pro-
cess is developed for OTFTs. It features high- (40) gate dielectrics for low
voltage operation (IVGs| and |VDsI < 5 V) and surface treatments for threshold
voltage engineering.
2. For low voltage integrated circuits, OTFTs with two distinct threshold voltages,
depletion-mode (VT >0 V) and enhancement-mode (VT <0 V) will be integrated
into circuits. Using two distinct threshold voltages enables area and power
efficient complex integrated circuits which are demonstrated with logic inverters
and an 11-stage ring oscillator.
3. For high voltage integrated circuits, high voltage OTFTs (HVOTFT) capable
of switching high voltages (IVDDI >300 V) using low controlling voltages (IVG
< 20 V) are demonstrated.
Chapter 2 provides a justification of the materials selected for these investigations.
Chapter 3 present the relevant field effect transistor models and methods parameter
extraction. Chapter 4 describes the processing techniques and devices structures used
to fabricate these TFTs. The demands of this fabrication process are discussed in
detail by relating final material structure and morphology to the electrical perfor-
mance of the resulting devices. In Chapters 5, 6, 7, and 8, the limitations of this
technology are discussed as a consequence of the fabrication process and materials
selection. Chapter 7 will study the reliability of BZN specifically and propose how
this dielectric can be used practically for large scale integration. Low voltage and
high voltage devices and circuits are discussed in Chapter 6, and Chapter 8 respec-
tively. Finally, future investigations are proposed in Chapter 9 based on results and
discussions in Chapters 5, 6, 7, and 8.
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Chapter 2
Materials Selection
This chapter will discuss the electronic and physical properties of the insulators, semi-
conductor, and metals used to build OTFTs in this work. A justification will be given
for the selection of each material. The criterion for selection is compatibility with
flexible substrates or low temperature processability.
2.1 SEMICONDUCTOR: PENTACENE
Pentacene is widely studied organic semiconductor which has a relatively high mo-
bility compared to other known organic semiconductors. The molecule is shown in
Figure 2-1. Figure 2-2, compares pentacene to other organic semiconductors on the
basis of mobility (p) and shows pentacene to have mobilities comparable to amor-
phous Si. It is suitable for large area and flexible device applications due to low
temperature process compatibility.
FIGURE 2-1: A molecule of pentacene
2.1.1 Chemical Structure and Bonding
Pentacene (C2 2 H14 ) is a linear polycyclic carbon-based molecule consisting of 5(pent)
benzene rings (acene) from which is derives its name. Conjugation is the delocaliza-
tion of electrons in the r-orbitals of sp 2 hybridized carbons and is key to conducting
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mercial TFT
Evolution of carrier mobility for various organic semiconductors [1]. As most com-
are made with a-Si, an organic semiconducting material should have a mobility that
is comparable or better than a-Si, such as pentacene.
or semiconducting properties organic molecules. According to Hfickels Rule [21, for
each ring (n) in the aromatic molecule, there are 4n+2 r-bonding electrons where
each carbon contributes one ir-orbital for electron delocalization. In the case of the
pentacene, the molecular orbitals are 1/2 full as there are 22 7r-bonding electrons
and 22 r-orbitals. Casting the network of delocalized ir-orbitals as quantum poten-
tial well, quantized energy levels appear as a function of the number of carbons in
the electron confining molecule. This is analogous to a "particle-in-a-box" where the
energy of the electrons are given by Equation 2.1.
n2h2
En = nmh (2.1)
8m L2
Where,
E,: energy of a particle
n: principal quantum number, this is related to the wavelength of the particle in
the box
h: planks constant
L: length of the box or number of carbons in the molecule
m: mass of the particle
As with such quantized systems, more nodes (a region of zero probability of finding
an electron) in the electron wave function means higher energy electrons. As seen
in Figure 2-3 [3], the HOMO (highest occupied molecular orbital or highest bonding
state) has fewer nodes than the LUMO (lowest unoccupied molecular orbital or lowest
antibonding state). As one half of the orbitals are filled in pentacene, the HOMO level
can be thought of as a valence band and the LUMO as a conduction band. Figure 2-4
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FIGURE 2-4: Molecular orbital energy levels
for pentacene. Each distinct energy level cor-
responds to a specific molecular orbital.
qualitatively, shows how the "valence" and "conduction" bands arise from discreet
energy levels of bonding and antibonding r-orbitals in pentacene. The entire solid
thin film does not show wide -r-electron delocalization as in single pentacene molecule,
Therefore the spatial orientation of individual molecules can effect ir-orbital overlap.
As a result the bandgap and energy bandwidth are sensitive to the molecular stacking
or existing phases. Consequently, there is difficulty in developing all encompassing
theory for carrier transport in pentacene [4].
2.1.2 Carrier Transport and Mobility
The carrier mobility (po) is a measure of how easily charge carriers move through a
solid. It is the constant of proportionality between average charge carrier velocity and
applied electric field (v=poE), dictated by phonon scattering and degree of molecular
orbital interaction or overlap. In the case of pentacene, there is no complete delocal-
ization of molecular orbitals throughout the solid. Therefore, the degree of molecular
orbital interaction has pronounced impact on carrier mobility.
Pentacene is polymorphic with a triclinic crystal structure where the range of lattice
parameters are shown in Table 2.1. Thin films of pentacene are reported to exist
in two distinct phases; the "thin film" phase (doo 1=15.4A [5]) and the "bulk" phase
(doo1=14.0A [5]) as shown in Figure 2-6. There have been reports of interplanar spac-
ing within the 14.OA -15.4A range.
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FIGURE 2-5: Triclinic Crystal Lattice
FIGURE 2-6: [001], [010], and [100] planes showing
the pentacene thin and bulk phases [6]
Conduction in pentacene occurs inplane on the ab plane as depicted in Figure 2-7
[6, 7]. From this, it is clear how the orientation and spacing of the molecules on
this plane can have a substantial impact on carrier transport. Parisee et. al, reports
the bulk phase to be more thermodynamically stable and to have a higher HOMO-
LUMO gap, smaller bandwidth (both the HOMO and the LUMO) than the thin film
phase (AHOMOToT=0.36 for the bulk phase and AHOMOTOT=0.69 for the thin
phase). A smaller bandwidth indicates a larger curvature of radius ((&2 e/&k2) 1)
and therefore larger effective mass giving rise to lower mobility[4, 7]. The bandwidth
of the conduction or valence band can be related to effective mass and therefore carrier
TABLE 2.1: Lattice parameters for a unit cell of pentacene [5]
Lattice Parameter Distance (A and 0)
a 6.1-7.9
b 5.9-7.1
14.4 - 16.1
a 76.80 -101.9*
85.00 - 112.70
-y_ _84.50 - 91.00
doo1 14.oA - 15.4A
42
Thin film phase Bulk phase
b
b
0a
2.1. SEMICONDUCTOR: PENTACENE
FIGURE 2-7: Conduction in Pentacene. Figure adapted from Parisse et al.[7]
mobility through Equations 2.2, 2.3 and 2.4.
bandwidth oc (-2) (2.2)
11 a2E
- = --- - (2.3)
m* h ak2
1o =--r (2.4)
Where,
po: carrier mobility
q: elementary charge
m*: effective mass
r: relaxation time related to carrier scattering
k: is the wave vector
h: h/7r
6(k): energy as a function of the wave vector
Conduction in pentacene is a thermally activated process and there is a pronounced
electric field dependence on mobility. For reference in this chapter, the mobility (p)
accounts for defects and tail band states in the solid in addition to carrier mobility
(po). Further, thermally evaporated pentacene thin films are typically polycrystalline.
Therefore, intergrain as well as intragrain (single grain) charge transport must be con-
sidered when evaluating mobility in pentacene.
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Mobility Within a Crystal: (Intragrain or Field Effect Mobility)
Mobility depends on the applied gate-to-source (VGS) and drain-to-source (VDS) volt-
ages. Charge transport occurs via hopping (variable-range hopping) or the thermally
activated tunneling of carriers between localized states (tail band states), as opposed
to the promotion of carriers to a transport level (conduction or valence band) as is
the case in crystalline semiconductors. Vissenberg et al. reports the applied gate-to-
source voltage accumulates charge at the semiconductor/insulator interface. Initially,
charges fill the low energy states, such that additional accumulated charges occupy
higher energy states. As these charges then have higher energies, there is less addi-
tional energy needed for the carrier to hop to the next site. Therefore, the mobility
depends on the electric fields in the material [8].
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FIGURE 2-8: A) The tail bands as a function of energy measured from the top of the valence band
from Lang et al. [9] B) Representation of how tail bands modify the band structure therefore charge
transport.
As a result, field effect mobility follows Equation 2.5 [10] where VGS - VT is a measure
of the vertical field applied to the semiconductor/insulator interface.
VGS - VT
pFE "p0 VAA (2.5)
Where,
pFE: field effect mobility
po: carrier mobility
Vas: gate voltage
VT: threshold voltage
VAA: normalizing parameter
6: parameter that depends on the energy distribution of localized states -0.5
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Mobility and Microstructure: (Intergrain)
If the length, of the semiconductor channel (L) is larger than the average grain size in
material, carrier conduct across grain boundaries. Carlo et al. report an expression
for pu, the intergrain mobility in Equation 2.6 [11], which accounts for conduction
across grain boundaries.
1
I = pFE (2-6)1 + nB/3Gexp(EB/kT)
Where,
pFE: field effect mobility
EB: energy barrier height at the grain boundary
#G: 1G/L (L: channel length, 1G: effective grain boundary size)
nG: number of grain boundaries in the channel
pl: intergrain mobility
Equation 2.6 illustrates how . is a function of grain boundaries by modeling inter-
grain electron motion as a thermally activated process. EB is the energy barrier at
the grain boundary the carrier must surmount for conduction and it depends on the
electric field in the semiconductor and the number of carriers trapped in the bound-
ary. In Equation 2.6, #G captures the actual size of the grain boundary [12, 13].
There is no simple well accepted expression for mobility in pentacene. The depen-
dence of intragrain transport is debated to be either variable range hopping with
lattice polarons (distortions of the lattice enabling conduction) [8, 14, 15, 16, 17] or
Frenkel-Poole conduction [18, 19, 20, 21] (distortions of the electric potential field of
a trap center enabling conduction). Regarding intergrain transport, thermally acti-
vated transport is generally agreed upon [11, 22, 12]; however, interface states and
source/drain contact effects may obscure these observations [23]. Regardless, the
carrier transport is still susceptible to thin film microstructure and morphology, and
electric fields in the solid. As it will be discussed in Chapter 4, surface energy, rough-
ness, and deposition conditions will determine grain size and distribution.
Figure 2-9 shows the evolution of mobility for pentacene based FETs (t), over the
past two decades. A technology review by Kitamura et al. suggests the mobility for
single crystal pentacene may be as high as 150 cm 2V- 1 s-1, based on reports from
first principle calculations [5], where values for mobility for polycrystalline pentacene
films have been reported to be as high as 5.5 cm 2V -1 S-1 [24].
2.2 INSULATOR, SURFACE TREATMENT, EN-
CAPSULATION: PARYLENE-C
For this dissertation, parylene-C will be used as a gate insulator for high voltage cir-
cuit applications (low-i,=3.15 [25]), a surface treatment for shifting threshold voltage
in OTFTs based on BZN [26], and a protective encapsulation for patterning pen-
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FIGURE 2-9: The increase of field effect mobility of pentacene FETs from 1990 to 2010 [5].
tacene. Parylene-C has the lowest gas permeability and water transmission rate of
the available parylene materials from supplier Specialty Coating Systems. Parylene-
C is stable in high vacuum, insoluble in organic solvents, and most acids and bases
at room temperature making it compatible with photolithography and metal etchants.
2.2.1 Chemical Structure
Parylene is the generic name for members of a specific polymer system typically used
as a moisture barrier and insulation for printed circuit boards. The basic member
of the system is parylene-N, poly(para-xylylene) which has a high dielectric strength
and a low dielectric constant variance with frequency. A derivative of parylene-N
used in this work parylene-C, differs from parylene-N by the substitution of the Cl
atom for one of the aromatic hydrogens [25]. This is shown in Figure 2-10.
2.2.2 Electronic Structure
Suppliers of parylene-C report UV (ultraviolet) light absorption at -280 nm [25],
which corresponds to a bandgap of 4.42 eV using Equation 2.7. The electron affinity
is estimated to be 4.08 eV. According to NIST, the ionization potential for p-Xylene
shown in Figure 2-10 is ~8.5 eV 1 [27]. Estimating that this ionization potential is
close to that of the parylene-C and the EGAP to be 4.42 eV from photospectrosopy,
electron affinity is determined via Equation 2.8. This bandgap and corresponding
band offsets show parylene-C to be a viable insulator for pentacene based TFTs.
Aph = hc (2.7)
EGAP
XA = IP - EGAP (2.8)
The ionization potential of p-Xylene is not necessarily the same as parylene-C. They have similar
structures and therefore may have similar ionization processes.
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FIGURE 2-10: Molecules of parylene. Parylene-C is used in this work.
Where,
Aph: wavelength of incident light
h: Planks' Constant
c: speed of light
EGAP : Bandgap
Ip: Ionization Potential
XA : Electron Affinity
For large scale integration, the probability of a device being operational is critical to
the success of a technology in addition to device design. Gowrisanker et al. evaluated
parylene as the gate dielectric for pentacene based TFTs by studying reliability and
lifetime using common electrical stress techniques in for Si-based microelectronics
[28]. Such studies and reports of integrated circuits based on pentacene based OTFT
[29, 30] suggest that parylene is suitable for large scale integration.
2.3 INSULATOR: Bi1 .5 Zn.oNb1 .5O 7.0 (BZN)
BZN is a material of interest as it has a high dielectric constant (r.) with low tem-
perature processing. This makes BZN suitable as a gate insulator in pentacene-based
TFTs as the high dielectric constant will enable lower operating voltages and its low
temperature processability is compatible with flexible substrates. Choi et. al demon-
strated that this material can lower operating voltages in pentacene-based TFTs and
the threshold voltage can be shifted with surface treatments [26]. This work adopts
this approach to lower the operating voltage in pentacene based TFT device for in-
tegrated circuits.
2.3.1 Chemical Structure and Polarization
BZN is a paraelectric cubic pyrochlore which typically serves as an insulator. It is
a promising candidate for printed circuit board embedded capacitors [31]. Materials
capable of being polarized under an applied electric field are said to be paraelectric.
Paraelectricity is typically found in crystalline ceramics. This behavior arises as a
result of the physical displacement of the electron cloud from the center of the ionic
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FIGURE 2-11: X-ray diffraction pattern of BZN
as a function of annealing temperature [32]
FIGURE 2-12: Ideal A 2 B2 0 6 0' pyrochlore
structure showing two interpenetrating subnet-
works: A2 0' tetrahedral in red and the B2 0 6
octahedra in blue [33].
Bii. 5Zn 1Nbi. 507 is ionic with a cubic pyrochlore (A2B20 6 0') crystal structure. Ideal
stoichiometric pyrochlores A2B20 7 are cubic with space group Fd3m and often de-
scribed as two interpenetrating networks of B 20 6 octahedra and A20' tetrahedral
as shown in Figure 2-12 [33, 34]. At low processing temperatures, BZN shows short
range order giving rise to a high dielectric constant [321. Lu et al. reports, nanocrys-
tals of size -5 nm for as-deposited sputtered films suggesting the extent of this short
range order [35]. In the case of non-stoichiometry, different compounds with different
phases (Bi 2Zn 2/3Nb 4/30 7 with a monoclinic zirconolite or orthorhombic pyrochlore
structure, ZnNb 20 and Zn 3Nb 2O8 compounds) may deteriorate electrical properties
of BZN [36, 37, 35]. The cubic phase shows better dielectric properties however this
phase tends to appear at annealing temperatures above 400*C [32, 35] as shown in Fig-
ure 2-11. Diffraction from the [222] plane is of interest in BZN. Its presence and width
suggest degree of crystallinity, composition, and size of crystals [31, 32, 35, 38, 37].
Three different polarization mechanisms (electronic, ionic, and dipolar) can be present
in this structure and can contribute to its permittivity as reported by Sudheendran
et al. [38]. It is well agreed that the high dielectric constant in these films can be
attributed to displacement disorder at the A and 0' positions [31, 38, 39]. Park et al.
reports that in films deposited at low temperatures, Zn-0 provides a significant con-
tribution to the dielectric constant as the Bi-O or Nb-O form at higher temperatures
[31].
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2.3.2 Current Leakage in BZN
Current leakage in BZN has been attributed two sources, phase inhomogeneity and
a low optical band gap. Park et al. report that there is a metallic Bi-rich phase in
annealed films deposited at room temperature as the ions lack enough energy to form
the stoichiometric film. Fewer Bi atoms are available to bond with 0. This reduces
the effective dielectric constant and creates a path for current conduction through
the dielectric [31]. Deposited BZN films show EGAP values on the order of 3.30 eV
to 3.60 eV. The calculated EGAP increases with increasing oxygen pressure during
deposition as reported by Sudheendran et al. [38]. The optical band gap increases
with annealing, indicating onset of crystallization [38, 40].
Investigators have addressed current leakage issues by fabricating composite stacks
which incorporate larger bandgap insulators [41] and composition engineering to con-
trol parasitic trap assisted transport [40]. As was shown with parylene, BZN must
be evaluated as the gate dielectric for pentacene based TFTs by studying its reli-
ability and lifetime under electrical stress to confirm it's suitability for large scale
integration. In Chapter 7, dielectric breakdown in BZN is studied using electrical
stress techniques developed that are common in Si-based microelectronics to further
support and clarify leakage mechanisms in BZN, and assess the material for large
scale integration.
2.4 SOURCE, DRAIN, AND GATE CONTACTS:
GOLD (Au)
A conductive material is needed to wire devices to each other and to connect to in-
strumentation. Gold is used for the devices built in this work for 3 reasons; high
conductivity, low reactivity, and efficient carrier injection.
2.4.1 Bulk Properties
High Conductivity
Highly conductive interconnects and wires result in better signal transmission and
lower power dissipation is circuits. Common highly conductive metals used in micro-
electronics are Al (aluminum), Cu (copper), Ag (silver), Au (gold), and W (tungsten).
The resistivity of these metals are summarized in Table 2.2.
Low Reactivity
The fabrication process- used to build integrated OTFTs prioritizes the electrical per-
formance of the pentacene and the gate insulators, not the contacts. By using a noble
metal such as gold, additional processing is not necessary to minimize corrosion and
oxidation.
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TABLE 2.2: Resistivity of pure metals at room temperature. This table is from Mayer and Lau.
[42]
Metal Atomic pSymbol 10-'f - cm
aluminum Al 2.5
copper Cu 1.6
gold Au 2.0
silver Ag 1.5
tungsten W 5.6
2.4.2 Efficient Carrier Injection into Pentacene
Injecting carriers from metal contact into the pentacene demands that the work func-
tion of the metal (#M) be close to that of the semiconductor (#s). An energy band
diagram for pentacene on a metal is shown in Figure 2-13. When a metal and an
organic material are brought into contact, charge transfers across the interface which
creates an electronic interface dipole (EA) and an electric field in the semiconductor
[43]. As a result, a charge injection barrier is created. According to Kitamura et al.,
the expression for this barrier height (EBH) for this injection is given by Equation
2.9 and for the electronic interface dipole (EA) is given by Equation 2.10. From these
expressions, increasing #m will decrease EBH, implying metals with a larger work
function such as gold (#M=5.leV) will improve charge injection.
EBH = (EHOMO -EA) - M (2.9)
(#M - 3.5) (2.10)EHOMO = -__(2.10) 1.8
Where,
EBH: barrier height for charge injection
EA: electronic interface dipole
EHoMo: energy level of the HOMO level
4M and Os: work functions of the metal and the semiconductor
2.5 SUMMARY
SEMICONDUCTOR
Pentacene (C22H14 ) is a linear polycyclic carbon-based molecule consisting of
5(pent) benzene rings (acene).
" Pentacene is a semiconductor because of delocalized r-orbitals. One half
of the orbitals are filled with electrons giving rise to distinct energy states
that surface as a "conduction band" and "valence band".
" Charge carriers do not conduct through pentacene via band transport.
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FIGURE 2-13: Energy diagram for pentacene/metal interface [5].
Carries move through the solid by a thermal activated hopping transport
suspected to be either Frenkel-Poole or Polaronic.
* Microstructure and morphology dictate electrical performance. This in-
cludes crystal structure and grain structure.
- The "thin film" phase shows higher mobility that the "bulk" phase.
- Pentacene film with larger grains with small boundaries show higher
mobilities. [44, 11].
INSULATORS
Parylene-C deposited at room temperature will serve as a gate insulator, surface
treatment and encapsulation.
" These films are pinhole free, conformal, transparent, and stable.
" This insulator is suitable for large scale integration.
BZN will be deposited at room temperature by RF magnetron sputtering with
annealing <150'C.
" The , ~402 will lower operating voltage (VGS).
" Current leakage is an issue with this material and will be investigated more
deeply in Chapter 7.
GATE, SOURCE, AND DRAIN CONTACTS: GOLD
Gold is used as it has a high conductivity, efficiently injects charge carriers into
pentacene, and is resistant to corrosion.
2 Extracted in Chapter 7
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TABLE 2.3: Summary of relevant materials properties
Material BZN Parylene-C Pentacene Au
Gate
Insulator, Gate, Source,
Purpose Gate Insulator Passivation, Semiconductor Drain
Encapsula- Contacts
tion,
Chemical Bi1 5ZnNb. 507  C8 H 7 Cl C 22 H14  Au
Formula
Crystal triclinicSructue Cubic[45] Amorphous [46, FCC
Structure [46, 47]
Band Gap 3.3 [38, 40] 4.42 [25] 2.2[20](eV) ____
Dielectric 403 3.15[20, 25] 3[20]Constant
Electron
Affinity 4.13 4.08[27] 2.7[20] -
(eV)
Work
Function - - - 5.1[5, 20]
(eV ) I III_ I
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2 Determined in Chapter 7
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Chapter 3
Device Physics and Parameter
Extraction
A field effect transistor (FET) is a three-terminal device (source, gate, and drain)
where the current between the source and drain of the device is controlled by a voltage
applied between the gate and source as shown in Figure 3-1. The FET performs two
basic functions in electronic circuits, switching and amplification. This dissertation
concentrates on the use of FETs as switches in digital systems. The circuit schematic
the OTFT is shown in Figure 3-1.
F-
-1I
VGGS
V V
FIGURE 3-1: Circuits schematic of a p-channel field effect transistor
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In this chapter, the relevant physics that dictate FET operation will be discussed.
For the purpose of this dissertation, key device performance targets will be large
drain currents at low operating voltages, tunable threshold voltages for efficiently
integrating OTFTs for logic circuits. This is achieved through the engineering of the
gate insulator. The relevant figures of merit for the devices in this dissertation are
(1) threshold voltage (VT), (2) mobility (p), (3) subthreshold swing (S). These figures
of merit and their extraction will also be discussed in detail in this chapter.
1. Threshold voltage (VT) can be defined as the gate-to-source voltage (VGS) nec-
essary to accumulate a channel of charge carriers in the semiconductor. Beyond
the threshold voltage, the devices is said to be "on".
2. Mobility (p) is a measure of the ease in which charge carriers move through
the semiconductor channel in the device, in response to an applied electric field
between the source and drain.
3. Subthreshold Slope (S) quantifies the efficiency by which the device turns on
and off. A "subthreshold" regime exists between the distinct "on" and "off"
regimes where the device is neither distinct"on" nor "off". It is the transition
between the distinct "on" and "off" regimes.
3.1 DEVICE PHYSICS
3.1.1 Metal-Insulator-Semiconductor Capacitor
A Metal-Insulator-Semiconductor (MIS) capacitor is made by defining the gate elec-
trode (metal) followed by stacking the insulator and the semiconductor as shown in
Figure 3-2. By placing source/drain electrodes on both sides of the semiconductor,
a field effect transistor structure is created that can support a current (ID). This
current, ID is controlled by the gate-to-source voltage (VGS) and the drain-to-source
voltage (VDS). How the charge accumulates (VGS) in the channel determines how the
current (ID) will flow through the OTFT in response to the drain-to-source voltage
(VDS)-
Flatband Voltage (VFB) and Threshold Voltage (VT)
In the absence of traps due to interface states and grain boundaries, when applying
a gate-to-source voltage (VGS), a portion of the voltage is dropped across the gate
insulator, the rest is dropped in the semiconductor. To turn on an FET, charge car-
riers must be accumulated at the semiconductor/insulator interface, by applying the
appropriate gate-to-source voltage. Accumulation or "on" is shown in a MIS capaci-
tor in Figure 3-2 (A).
To turn the device off, the channel must be depleted of conducting charges, by reduc-
ing the gate-to-source voltage. Depletion or "off" is shown in Figure 3-2 (B).
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Vacuum
Accumulation A
Accumulation "ON"
(Beyond VT)
Accumulated
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Fermi Level
(Metal)
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Fermi Level
vMvtvl)
LUMO or "Conduction Band"
.............----- Fermi Level (Semiconductor)
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Accumulation
due to Q t D
LUMO or "Conduction Band"
Fermi Level (Semiconductor)
HOMO or "Valence Band"
Accumulated
Charges
FIGURE 3-2: Band diagrams for MOS structure comparing (A) Accumulation due to VGS, (B)
Depletion due to VGS, (C) Flatband due to VGS and (D) Accumulation as a result of interface states
(VGS here is the same as VGS in B). For this illustration, ID is flowing into or out of the page.
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The minimum gate-to-source voltage necessary to turn the device on or the maximum
gate-to-source voltage that can be applied while the device remains off is the flatband
voltage (VFB). Flatband is defined as the condition where there is no electric field in
the semiconductor, or the conduction and valence bands are flat. The electric field in
the material is proportional to the slope of the conduction or valence bands of that
material. Flatband is shown in Figure 3-2 (C).
For thin film transistors and other field effect transistors that operate in accumu-
lation the flatband voltage is the gate-to-source voltage where the semiconductor at
the insulators/semiconductor interface changes from depletion to accumulation where
a conducting channel is formed. Therefore in the absence of traps due to interface
states and grain boundaries, the flatband voltage is numerically equal to the thresh-
old voltage, where all accumulated charge in the channel contributes to drain current
(ID). The presence of interface states (Qit), alters how charge is accumulated in the
channel at a given gate-to-source voltage. These interface states can be charged and
therefore change the way the electric field and therefore the gate-to-source voltage is
distributed in the insulator and semiconductor. The interface states or traps have to
be filled before an accumulation layer of mobile carriers can form. This is shown in
Figure 3-2 (D).
Equation 3.1 [1] gives a generally accepted expression for the VFB in a field effect
transistor. It is simply the summation of the potential difference between the work
functions of the semiconductor (#s) and the gate metal (#m), and the voltage dropped
in the gate insulator (tox, Qox) with the influence of interface states (Q).
VFB = (#M - #S) - (Qit - Qox) = VT (3.1)
EOK
Where,
#M and Os: work functions of the gate metal and the semiconductor
r,: permittivity of Free Space (8.85 x 1014)
n: dielectric constant of the insulator
Qit : surface charge density at the interface between insulator and the semicon-
ductor
Qox: = flox t;Pox(t) - dt
pox: charge density per unit volume in the insulator
tox : thickness of the insulator
Qox, is not a sheet charge. However, by integrating the charge volume density
(pox(t)) over the thickness (tox) of the oxide, and evaluating the integral at inter-
faces, Qox can be treated as a sheet charge mathematically.
It is clear from Equation 3.1 that many variables can modify VT. In this disserta-
tion, threshold voltage is controlled by two methods; altering the dielectric constant
(K) and modifying the interface states at the insulator/semiconductor interface (Qit).
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Using a high-r, dielectric reduces the voltage dropped in the gate insulator, so more is
dropped in the semiconductor causing accumulation at lower gate-to-source voltages
(VGS) . For the second method, the interface states pin the potential at the insula-
tor/semiconductor interface as seen in Figure 3-2 (D). The exact quantitative amount
of voltage that must be dropped in the semiconductor for charges to be accumulated
depends on how the applied voltage (or electric field in the semiconductor) modifies
the equilibrium charge concentration (0s) in the semiconductor. The details of this
are beyond the scope of this work. However, threshold voltage can still be engineered
qualitatively using Equation 3.1 without an aggressive analysis of the nonequilibrium
behavior of the semiconductor.
Accumulation vs. Inversion
Pentacene behaves like a p-type semiconductor without any sort of intentional doping.
Pentacene cannot be inverted, due to the excessive deep traps created by interface
states, tail band states that exist due to general disorder, and bulk defects such as
grain boundaries. The Shockley-Hall-Read recombination rate is extremely high and
a minority carrier population is unable to form in pentacene. This is similar to a-
Si. As OTFTs based on pentacene operate in accumulation, a negative voltage must
be applied to the gate to create a conducting channel of positive charges (VGS <
0). The vast majority of field effect transistors operate in inversion where minority
charge carriers collect at the insulator/semiconductor interface (i. e. positive charge
carriers in n-type Si). Despite this difference, pentacene OTFTs have similar electrical
characteristics to MOSFETs that run in inversion. The difference between inversion
and accumulation is shown in Figure 3-3.
Layer of Charge Carriers from
Vacuum Semiconductor Inversion
A B
Insulator
s 
sX
F iLev Iet Conduction Band IqVas+ Conduction Band
Metal E
......... ...... Fermi Level (Semiconductor) .......... ....... Fermi Level (Semiconductor)
Valence Band Valence Band
Semiconductor Fermi Level (Metal) S
rSemiconductor
Accumulated Accumulation Metal Inversion
Charge Carriers (Beyond VT) (Below VT)
Insulator
FIGURE 3-3: (A) Charges are "accumulated" at the semiconductor/insulator interface to create a
conducting channel. In a MOSFET (B), charges are "inverted". For this illustration, ID is flowing
into or out of the page.
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3.1.2 Field Effect Transistor
Placing source and drain electrodes on both sides of the semiconductor channel of the
MIS capacitor as shown in Figure 3-5 and Figure 3-4 creates the field effect transistor.
The relevant geometrical parameters and superimposed circuit diagram are shown in
Top View and in Cross section in Figure 3-4 and Figure 3-5, respectively. The size of
the semiconductor channel is geometrically defined by width (W) and channel length
(L) in Figure 3-5. The electrical behavior of all transistors is characterized using
two current-voltage characteristics that are of fundamental significance. They are the
Output Characteristic and the Transfer Characteristic.
VDS 
-
Encapsulation
Semiconductor Encapsulation
Source DrainJ
Insulator Source Drain
tox L Insulator
Gate GateVGSIIII
FIGURE 3-4: Cross Section of OTFT
3.1.3 Current-Voltage Behavior
Output Characteristic
For the Output Characteristic (See Figure 3-6) (Plot ID vs. VDS), VDS is swept while
VGS is stepped and ID is measured. This characteristic verifies gate control, effective
switching, and adequate isolation of the gate from the source and drain electrodes.
The Output Characteristics display two definitive operating regimes, the linear regime
and saturation regime which are delineated in Figure 3-6. In an ideal device, in the
linear regime ID will increase with increasing VDS. Beyond a certain VDS (>VDS,sat)
the device is said to be in saturation, where ID is independent of VDS and is con-
stant or saturate at a value of ID,,at. This saturation occurs when VDS VGS - VT.
When, VDS = VGS - VT, the region of the channel close to the drain is depleted of
charges. Additional drain-to-source voltage, depletes more of the channel as opposed
to increasing the drain current (ID).
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FIGURE 3-5: Top View of OTFT
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FIGURE 3-6: Output Characteristic of an OTFT.
VDs is swept while VGs is stepped and ID is mea-
sured. This characteristic verifies gate control,
effective switching, and adequate isolation of the
gate from the source and drain electrodes.
FIGURE 3-7: Transfer Characteristics of an
OTFT. VGS is swept while measuring ID and VDS
is stepped. The Transfer Characteristic provides
insight into how the gate (VGS) controls the cur-
rent (ID) in the device and is used to extract
device parameters.
Transfer Characteristic
The second current-voltage characteristic is the Transfer Characteristic (See Figure
3-7) (Plot ID vs. VGS) where VGS is swept while measuring ID and VDS is stepped.
The Transfer Characteristic provides insight into how the gate (VGs) controls the
current (ID) in the device and is used to extract device parameters.
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3.2 FIGURES of MERIT: PARAMETER
EXTRACTION
3.2.1 Threshold Voltage: VT
Classically, the drain current has a linear dependence or a square law dependence
on gate-to-source voltage and the change in the capacitance of the MIS structure
from the "on" state to "off" state follows the current (high current, high capacitance
to low current, low capacitance). This can be referred to as the Si Long Channel
MOSFET Model. Interface states (Qit) can disrupt charge transport in the chan-
nel of the semiconductor, by trapping charge carriers and as was mentioned earlier,
the tail band states cause the mobility in the channel and therefore drain current
to be field dependent. As a result, the accumulated charge in the channel does not
translate proportionally to the density of mobile carriers and hence the drain current.
This complicates the extraction of a well defined threshold voltage using the Si Long
Channel MOSFET Model, as it relies on measuring current through the accumulated
channel or capacitance of the MIS structure. Thus, the definition of VT itself deviates
from what is predicted by the flatband condition shown in Figure 3-2 (C).
The creation of a conducting channel is a continuous event, hence the existence of
a "subthreshold" regime. This regime occurs over a range of gate-to-source voltages
(VGS). A practical way of defining the threshold voltage is when ID/W reaches a value
high enough to perform switching functions in a circuit. In this approach, the focus is
on identifying when the current - voltage behavior deviates from "off" characteristics.
For this dissertation, VT will be defined and extracted in two different ways; a device
physics approach based on the change of the drain current dependence on gate-to-
source voltage (ID (VGs)) and a classical model based approach where extraction will
be taken at likely circuit operating conditions. These two extraction methods are
illustrated in Figure 3-8.
1. Si LONG CHANNEL MOSFET MODEL This method of extracting VT is widely
used and accepted. The threshold voltage is extracted by extrapolating a fitting
line to ID = 0, for the linear regime and V7j=0 for the saturation regime, as
shown in Figure 3-8. This method for extracting VT depends heavily on the
VGS and VDS values from which it was extracted, which is shown in Figure 3-9
[2, 31 as mobility is field dependent. However, if extracted at the likely device
operating voltages, it can provide an accurate prediction of circuit performance.
2. SUBTHRESHOLD LINEAR REGRESSION Ryu et al. suggests a method of extract-
ing threshold voltage to that is not subject to inaccuracies and discrepancies
caused by the field effect mobility and interface states as illustrated in Figure
3-9 [3]. Threshold voltage can be defined as the change in the functionality
of ID(VGS) or at the VGS where the OTFT transitions from "subthreshold" to
"on". In Figure 3-8, the change in slope from "subthreshold" to "on" is used
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V/Dsaturation
T T
VGS
FIGURE 3-8: Illustration of subthreshold linear regression and Si Long Channel MOSFET Model
for extraction of threshold voltage.
~0
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FIGURE 3-9: Extracting mobility and threshold voltage using the Si Long Channel MOSFET Model
for three different VGs ranges. Extracted mobility and the threshold voltage vary significantly
depending on location of linear fit [2].
to determine VT. An exact value for VT is extracted by performing a linear
regression in the "on" regime and the "subthreshold" regime and finding point
of intersection of the two. This method removes the complexities from field
dependencies, tail band states, and interface states; however, it is not represen-
tative of device operating conditions, leading to a less accurate prediction of
circuit performance.
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From Figures 3-8 and 3-9 extracting VT may seem subjective. However, VT can be
still be engineered using Equation 3.1. For completeness, both methods of extracting
VT are used in this work.
3.2.2 Mobility: pL
Expressions for current through the TFT in the linear and saturated regimes or the
Si Long Channel MOSFET Model are shown below. Mobility is extracted by taking
the slope of the ID vs. VGS in the linear regime or the slope of VID vs. VGS in the
saturation regime.
Equations governing ID behavior in these regimes are,
_____E, 21 S]
-ID ( VGS - VT) VDS - (3.2)Lto _ 2
In the linear regime, VDS <GS -- VT
ID,Linear = Lt0 e [(VGS - VT) VDS] (3.3)
In the saturation regime, VDS>VGS - VT
ID,saturation GS-=Isauai 2Lto, [(c T) 2] (3.4)
Where,
ID: drain current
p: mobility
W: channel width
L: channel length
Ci: Capacitance per unit area for the gate insulator
VT: threshold voltage
VGS:gate-to-source voltage
VDS: drain-to-source voltage
There is no all inclusive expression for mobility in pentacene which can be inserted
into Equations 3.3 and 3.4. Mobility also depends on VDS, though this dependence
is not well understood [4]. Beyond the intricacies of mobility and its dependence on
microstructure and morphology, carrier scattering caused the gate dielectric surface
roughness and coulombic interaction with fixed charges in the insulator [1] can be also
an complicate matching extracted values to those predicted by Equations 2.6 and 2.5
discussed in Chapter 2.
3.2.3 Subthreshold Swing: S
In the transition from the "on" state to the "off" state, the TFT enters the "sub-
threshold" regime where current evolves exponentially with gate-to-source voltage as
shown in Equation 3.5. The slope of this transition region (or subthreshold swing),
68
3.2. FIGURES OF MERIT: PARAMETER EXTRACTION
quantifies how effectively the semiconductor can be depleted of charges or how effi-
ciently the device turns off (smallest current value the devices will support). More
technically, it is a measure of how much gate-to-source voltage is needed to change
the current by an order of magnitude, which is expressed in Equation 3.6. This value
will be extracted at the maximum (note that the subthreshold swing is the inverse
the subthreshold slope) slope in the "subthreshold" regime as shown in Figure 3-10.
For a device design, a small subthreshold swing is desirable.
Drain currents in the subthreshold regime follows [4],
ID,sub = -KpCj(1-e-qvDSkT ) GS/nkT (3.5)L
__Vas__ OVGSS_ VS 1n10 9VS(3.6)
S log(ID,sub) lnID,sub)
S =nkTln(10) (3.7)
Where,
ID,sub: subthreshold current
p: mobility
W: channel width
L: channel length
C: Capacitance per unit area of the gate insulator
VT: threshold voltage
VGS: the source-gate voltage
VDS: source-drain voltage
q: elementary charge
k: Boltzmann's constant
T: temperature
n: ideality factor, this is effected by interface states (Qit)
K: materials and device structure dependent constant
S: subthreshold swing
The effect of interface states (Qit) on subthreshold swing is reflected in the ideality
factor(n) in Equation 3.5, where more charges imply a larger slope and larger ideal-
ity factor as shown in Figure 3-10. Subthreshold swing is related to ideality factor
through Equation 3.7.
Interface states (Qit) at the insulator/semiconductor interface serve as traps for charge
carriers in the semiconductor. These are NOT tail band states and are located deeper
in the bandgap. Excess gate voltage is needed to release the charge carriers from
these traps. In a device with a small subthreshold swing, the channel is completely
depleted at a small gate-to-source voltage below the VT and is said to be "off". Excess
trapped charges at the insulator/semiconductor interface will require a larger gate-to-
source voltage below VT to completely deplete the channel of charges. These interface
states or traps can be the same defects (Qit) used to shift the threshold voltage.
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IDS
V 0 VTT T
FIGURE 3-10: Variation in subthreshold swing with interface states (Qit)
Therefore, one can expect a change in the subthreshold swing as a result of surface
modifications. The density of interface states Qjt is proportional to the subthreshold
swing via Equations 3.8 [1], 3.10, 3.11, and 3.12. Qjt cannot be extracted directly
from the subthreshold swing. Interface states age manifested as states within the
semiconductor bandgap as shown in Figure 3-11.
j
Lii
z
LUJ
LUMO or "Conduction Band"
Interface Traps States Q,
.................--- Fermi Level (Semiconductor)
HOMO or "Valence Band"
FIGURE 3-11: Interface states (Qit) in bandgap. These are not tail band states and are located
deeper in the bandgap. Excess gate voltage is needed to release the charge carriers from these traps.
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S = ln(10)- 1 + +Cit) (3.8)
q Ci
In the case that there are no interface states, Cit = 0 and ideally S with be,
SID = 1n(10)- 1 +I -4 d (3.9)q Ci
Where n can be related to Cit with Equations 3.7 and 3.8 by,
n = - 1 + (3.10)
q C 1
Dit - Ci - (S - SID)- - (3-11)q kTI1n10
Cit = (3.12)i8#s
Where it follows that:
n oc Qjt (3.13)
Where,
Cd: Capacitance per unit area of the semiconductor in depletion
Cit Capacitance per unit area due to interface charges
Dit :interface state density distribution, at a particular energy level in the
HOMO-LUMO gap.
*Qit: interface state density, when solving for Qit the probability of a trap being
filled must be considered
q : elementary charge
k : Boltzmann's constant
T : temperature
To directly relate Qit and Dit, exact state levels must be known as well as the band
structure for the semiconductor [5, 6]. This is beyond the scope of this dissertation
however, extracting Dit by taking the minimum subthreshold swing for each device
will give a qualitative indication of the interface state density (Qi t) for comparison
between other interfaces and devices.
3.3 DEVICE INTEGRATION into CIRCUITS
The details of integrated circuits for specific high and low voltage applications will
be discussed Chapter 6 and Chapter 8 respectively. Low voltage circuits in this work
focus on the basic logic component found in digital systems, the logic inverter. It is
desirable to have two threshold voltages (specifically, VT>O and VT <0) for these cir-
cuits as distinct "on" and "off" transistor states translate to "1" and "0" resolution in
logic circuits. Having two distinct threshold voltages also lowers power consumption.
71
3.4. SUMMARY
Transistors can have large resistances when "off" resulting in minimal idle currents.
For these devices, n and Qjt will be engineered to lower the operating voltage and
establish two distinct threshold voltages.
The high voltage circuits in this work are suited for driving MEMS and actuators.
For these applications it is desirable to control large source-to-drain (VDS) voltages
with small gate-to-source voltages (VGS) using device sizes (channel length and width)
that are comparable to the MEMS themselves. For these devices, r. and Qit will be
engineered to lower the threshold voltage without sacrificing gate insulator reliability
for minimal gate leakage at high supply voltages (VDD)-
3.4 SUMMARY
MIS CAPACITOR
This chapter discussed approaches for extracting and comparing device param-
eters.
" OTFTs based on pentacene operate in accumulation as opposed to inver-
sion as in MOSFETs
" In the absence of interface states, grain boundaries, and tail band states
VFB=VT. Their presence complicates establishing a well defined VT which
may not match that which is predicted by in the ideal, defect free case.
However, Equation 3.1 can still be used to engineer VT.
FIELD EFFECT TRANSISTOR
Adding source and drain electrodes the MIS capacitors completes the FET
structure. There are two IV characteristics used to characterize FETs.
" Output Characteristics: Sweep VDS while Stepping VGS and measure ID-
" Transfer Characteristics: Sweep VGS while Stepping VDS and measure ID.
FIGURES OF MERIT
" threshold voltage (VT)
" mobility (p), this term includes contributions from carrier mobility (po),
field effect mobility, (pFE), and the intergrain mobility pI.
" subthreshold swing (S)
PARAMETER EXTRACTION
* Both the Si Long Channel MOSFET Model [1] and Subthreshold Linear
Regression [3] are used to extract VT. The Si Long Channel MOSFET
Model is good for predicting device behavior at likely operating conditions,
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but direct comparison to other OTFT technologies can be misleading due
to field dependence of mobility. Subthreshold Linear Regression addresses
issues regarding field effect mobility and interface states however, may not
offer the best predictions for actual device performance.
* The Si Long Channel MOSFET Model [1] will be used to extract p.
* Given the disordered nature of pentacene and it sensitivity on morphology
and microstructure, extracted values from the Si Long Channel MOSFET
Model cannot be well correlated those predicted by Equations 2.6, 2.5,
and 3.1. However, theses expressions can be used to qualitatively engineer
device performance.
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Chapter 4
Processing Methods for Device
Integration
This chapter with provide a brief discussion of the deposition, etching, and patterning
processes used to build integrated OTFT and related circuits in this work. The pro-
cesses that will be reviewed in this section are common in Si-based microelectronics.
All processing methods are selected such that devices can be integrated on a 100mm
glass wafer. There are other processing methods (inkjet printing [1], microcontact
printing [2]) capable of building integrated OTFTs and circuits. However these pro-
cesses have not seen the decades of development, refinement, and advancement as is
the case with the fabrication processes currently used in integrated Si-based micro-
electronics. Further, it is valuable to show that this technology does not require the
development of new processes and fabrication systems by developing the technology
within the existing microelectronics manufacturing infrastructure.
4.1 MATERIALS DEPOSITION
The goal of a deposition process is to transfer material from a target or source cru-
cible to a supporting substrate. Ideally, the material deposited on the substrate will
be a thin film with thicknesses ranging from nanometers to microns. This section
will discuss the methods necessary to deposit pentacene, parylene-C, and BZN on a
supporting substrate to fabricate OTFTs.
4.1.1 Pentacene: Thermal Evaporation
As discussed in Chapter 2, the mobility in thin films of pentacene are highly sensitive
to the final microstructure of the film and grain distribution. The evolution of grains
as a function of deposition parameters, insulator/semiconductor interface roughness
and surface energy will be discussed in this section.
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Pentacene was deposited by thermal evaporation in vacuum (system shown in Fig-
ure 4-1) as this method allows for precise control of film microstructure, therefore
electrical performance. With this thermal evaporation, a crucible holding the puri-
fied pentacene crystal is heated under vacuum (<10-7 torr) with a resistive heater
to ~ 200*C. The pentacene will condense on the substrate that is held at a room
temperature. The microstructure and morphology of pentacene thin films evolve via
the theory set forth by Venables et al. [3]. The five relevant atomistic processes ac-
tive in thin film pentacene growth are (A) adsorption, (B) diffusion, (C) nucleation,
(D) coalescence, and (E) desorption as shown in Figure 4-2. There are three crucial
elements that determine thin film microstructure and morphology; number of nuclei,
surface roughness, and surface energy.
System Components
A: Stage Shutter Feedthrough
B:Vent Valve
C: Stage Feedthrough
D: Lamp
E: Evaporator Shutter
F: Stage Temperature Controller
G:Turbo Controller
H: Pressure Gauge
1: Roughing Scroll Pump
J: Kurt J Lesker M.A.P.S Power Supply
K: 2410 SourceMeter
L: Amplifier
M: 2661 AC/DC Current Source
N: Thickness Monitor
0: Chamber
FIGURE 4-1: Thermal evaporative deposition system used to deposit pentacene
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H07
FIGURE 4-2: Atomistic processes active during the thermal evaporative deposition of pentacene.
(A) adsorption, (B) diffusion, (C) nucleation, (D) coalescence, (E) desorption
Grain Size: Nuclei Density, Surface Roughness, Surface Energy
NUCLEI DENSITY In regards to the influence of processing, the number of nuclei that
form on the substrate during deposition is determined by substrate temperature and
evaporant flux. Controlling the nucleation process is critical to growing a film with
specific electrical properties. The quantitative nucleation theory articulated by Ven-
ables et al. derived from simple kinetic theory is used to model the nucleation of thin
films during deposition. Equation 4.1 is the expression for nuclei density.
nuclei density _ -- ( - 'exp (-) (4.1)
No Nov kT
TABLE 4.1: Model parameters for relevant growth regimes [3]
Extreme Incomplete Initially Incomplete Complete
Condensation Condensation Condensation
E E + (i + 1)Eies - Eiff (Ei + iEdes) (Ei ± i f
___  __ _2 __ __ __+_ 2±
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0.15 nm/min
FIGURE 4-3: Grain evolution of pentacene thin films on SiO 2 with varying flux and temperature.
At larger fluxes there more nuclei and therefore smaller grain sizes. At higher temperatures are
fewer nuclei and therefore larger grain sizes [6].
Where,
v: (effective) surface vibration frequency (~10-111013)
E1 : binding energy
Ed!ff: diffusion energy
Ede,: desorption energy
F: rate of arrival or flux
n_: number of stable clusters
NO: sites per unit area
k: Boltzmann's constant
T: substrate temperature
i: critical cluster size -3-16 [4, 5]
Extreme Incomplete Condensation: grains only grow by direct impingement
Incomplete Condensation: reevaporation of molecules is significant
Complete Condensation: reevaporation of molecules is not significant
From this model, depositions at high substrate temperatures and low fluxes lead to
fewer nuclei and larger grains. Figure 4-3 [6] shows this quantitative nucleation theory
is able to explain experimentally observed grain evolution of pentacene deposited on
silicon dioxide. Increasing the flux increases the nucleation density. Increasing the
substrate temperature, decreases the nucleation density.
SURFACE ROUGHNESS Surface roughness is inherently related to grain size. The
reported trend is that the increase in surface roughness increases nuclei density and
reduces grain size, which is shown in Figure 4-4 [7]. The reduction in grain size is said
to be a result of limited pentacene surface adatom diffusion and reduced activation
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energy for nucleation [8]. The physical reason for the decrease in adatom mobility is
could be one of several things, a decrease in activation energy for adatom mobility
[9], charges trapped in valleys, or adatom scattering [10].
Increased roughness ,
Sb2
OTS-coated
SiN
SiN
FIGURE 4-4: Effects of substrate surface roughness on pentacene film morphology. Rougher surfaces
are the micrographs in the right column [7] which show smaller grains.
SURFACE ENERGY: GROWTH MODES It has generally been concluded that deposit-
ing pentacene on insulators with a surface energy within the range of 30 to 50 mN/m
results in the best electrical performance, irrespective of grain size as shown in Figure
4-5 [11, 12, 13]. On high energy surfaces, the pentacene passivates (2D Growth) the
surface while sacrificing the formation of ordered, full, and stable grains. On low
energy surfaces, the pentacene will form full and stable smaller grains [12]. Typically,
organic surfaces have a lower surface energy than inorganic surfaces. Thus, literature
reports larger dendritic, ramified grains on inorganic surfaces indicating minimal sur-
face diffusion as the pentacene has a stronger interaction with the substrate. Organic
surfaces show smaller, rounder grains indicative of more surface diffusion as pentacene
will have a stronger interaction with itself as opposed to the substrate [14].
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Relationship between the mobility and grain size for pentacene on insulators with
different surface energies [12]
TABLE 4.2: Summary of growth kinetics and its dependence on surface energy
High Energy Low Energy
Surface Diffusion Less More
Growth 2D, Stranski-Krastanov 3D, Volmer-Weber
Grain Shape Larger, Dendritic Small, Rounder
4.1.2 Parylene-C: Chemical Vapor Deposition
Parylene-C films in this work are formed via vacuum vapor deposition polymerization
(Gorham Process [15]). The vacuum based pressure is -0.1 torr where the mean free
path is 0.1cm. The deposition is not line of sight as with physical vapor deposition
processes therefore the entire substrate surface is coated uniformly creating a pinhole
free film. The process for forming this coating is shown in Figure 4-6. In step 1,
the loaded dimer is vaporized or heated. In step 2, the dimer vapor is pyrolyzed and
cracked into its respective monomer. In step 3, the monomers adsorb and polymerizes
onto at substrate that is held at room temperature. [16].
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1 2
FIGURE 4-6: Schematic of the Chemical Vapor Deposition process for parylene-C
4.1.3 Bi1 .5 Zn1 .0Nb. 50 7 . (BZN): RF Magnetron Sputtering
Exploiting the versatility of physical vapor deposition techniques over larger areas,
BZN is deposited by Radio Frequency Magnetron Sputtering. It can be difficult to
deposit stoichiometric films from multicomponent targets. The different constituents
may have different evaporation rates and therefore deposition rates. RF Sputtering
is typically used when the composition of the film is key to its application and must
be precisely controlled as is the case with BZN.
Matching RF
Electrode Target
RF - Plasma (Ar and 0)
Generator -Substrates
-Electrode
Sputtering Gas
Vacuum (O and Ar)
Pumps
FIGURE 4-7: Schematic of RF Magnetron Sputter Deposition for BZN [17]
In this method, vapor is created using energetic gaseous ions or plasma accelerated
by an applied voltage to sputter atoms from a target. The sputtered atoms condense
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on the surface of the substrate. For the gases to respond to the applied accelerating
voltage, it must first be ionized. As ionizing inert (chemically stable) gasses can
be difficult, magnets are often used to concentrate ionizing electrons at the surface
of the target to increase gas ionization and therefore sputtering efficiencies. This is
shown in Figure 4-7. To control chemical reactions between the target and plasma,
either inert gases (i.e. Ar) or gases that can serve as a component in the film such as
oxygen. Insulating materials will charge upon direct current plasma (DC Sputtering)
exposure as they cannot dissipate charge. This charging of the insulator will discharge
the plasma stopping deposition. Therefore, a high frequency alternating voltage is
used to maintain the plasma and stop the insulating target from charging. 13.56MHz
is a commonly used frequency [17].
4.1.4 Gold (Au): e-Beam Evaporative Deposition
A source of heat is needed with all evaporative deposition methods. In modem mi-
croelectronics, a high-energy electron beam (e-Beam) can be used as this heat source.
An e-Beam heater can reach higher temperatures allowing a variety of materials to
be deposited, including some refractory materials. Further, the e-Beam only melts
the top portion of the target which minimizes contamination from the crucible [17].
With the system under vacuum, the e-Beam is focused on the target (material to
be deposited) with magnetic optics to evaporate the target material. The vapor will
then condense on a substrate held in line of sight the target material. An illustration
of e-Beam deposition is shown in Figure 4-8.
Substrates Substrate Holder
I A A A
\ I I / Flux
\\ lI /
Source
\ \ 1 / Material
Vacuum
Heater
(eBeam or Resisitve)
Vacuum Exhaust
Pumps
FIGURE 4-8: Schematic of Vacuum Evaporative Deposition System [17]
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4.2 ETCHING
After films are deposited, areas of the target film must be selectivity removed to de-
fine a device. This process is referred to as etching. Ideally, no other thin films in the
device will dissolve or be removed other than the materials targeted during specific
etching steps.
4.2.1 Wet Etching
Wet etching is the simplest form of material removal. Substrates holding the thin
films are immersed in liquid chemicals which are designed to dissolve the target film.
These liquids are typically acids designed to etch metals (Au) and oxides (BZN),
and not organic materials also on the wafer (parylene-C, pentacene) [17]. The most
common organic materials found in VLSI, photoresists, are used for patterning and
will be discussed Section 4.3. Au etches in Gold Etch (KI based etchant) and BZN
etches in hydrogen fluoride (HF).
4.2.2 Dry Etching
Dry etching typically uses gaseous etchant ions and is often called plasma etching.
Plasma etching has gained popularity as the use of reactive plasma enabled faster
etching rates and the ions are capable of being collimated for more anisotropic etches.
For plasma etching there can be both a physical component (ion or plasma energy)
and a chemical component (gas species). By selecting the proper gas and ion energies,
fast etch rates with appropriate material etch selectivity can be achieved. For this
work, plasma etching will be used to etch and pattern pentacene and parylene-C. 02
Plasma is commonly used to ash or strip photoresist from a patterned wafer as the
reactive oxygen burns away the susceptible organic material [17]. Using the same
principle, parylene-C and pentacene will be etched in an 02 Plasma.
Etching is used to transfer a pattern into the target materials. In this work, the
patterns are made with photolithography and is discussed in the next section.
4.3 PATTERNING: PHOTOLITHOGRAPHY
As mentioned in Chapter 1, currently photolithography is the best patterning method
for very large scale integration. Photolithography is a pattern transfer process where
ultra violet (UV) light is used to selectively expose a photosensitive material (pho-
toresist) though a photomask which carries the pattern to be transferred. Figure 4-9
illustrates how pattern transfer occurs through photolithography, specific to the work
in this dissertation.
In step 0, the target material is deposited. In step 1, photoresist is spin coated onto
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the target material and baked at ~95*C to evaporate the photoresist solvent. Pho-
toresist is a typically soluble polymer (PMMA for example) that is reactive upon
exposure to light. In this work, a positive photoresist used. This type of photoresist
will become more soluble upon exposure to light (light breaks chemical bonds) which
is illustrated in step 2. The photomasks holds the pattern to be transferred and is
held in contact with or close proximity to the photoresist coated substrate. On the
photomask, the pattern is opaque such that light cannot pass through leaving the
photoresist below these areas unexposed and insoluble. In the next step, (step 3)
the photoresist is submerged in a resist developer (weak organic hydroxide) which is
designed to dissolve the exposed areas leaving unexposed areas intact. At this point,
the pattern has been transferred to the photoresist, which will be used to transfer
the pattern into the target material. In the etching step (Step 4), a liquid ("wet") or
plasma ("dry") chemical removes the target material in the areas not protected by
the photoresist. With the target material now patterned, the photoresist is removed
or stripped (Step 5) with an organic solvent.
When using photolithography, the materials must physically withstand heat (~95 0C)
and organic solvents with the minimal degradation of electrical performance. As
mentioned previously in Chapter 2, the mobility in pentacene degrades dramatically
when exposed to heat above -55'C [18] because of a phase transition from the thin
film (higher mobility) to the bulk phase (lower mobility). In addition, exposing
pentacene to solvents (water, acetone, and photoresist developer) will severely degrade
mobility. Gundlach et al. attributed this to the formation of the low mobility bulk
film phase of pentacene and film "buckling" resulting in poor grain structure [19].
From this, it is clear how a simple photolithographic process can degrade pentacene
performance. In an effort to minimize degradation due to photolithography two pre-
emptive approaches are used.
1. Commonly, an insoluble encapsulation layer (parylene-C [201, polyvinyl alcohol
[21, 22], A120 3 [23]) is used to protect the pentacene during photolithography.
For this work, pentacene will be encapsulated with parylene-C which is imper-
vious to organic solvents and most acids and bases. Parylene-C will protect the
pentacene from the solvents used in photolithography.
2. Pentacene will be deposited after the gate contact, insulator, and source/drain
contacts. These layers will be patterned with photolithography as well demand-
ing heat and solvents. Depositing the pentacene as late as possible in the process
will minimize the heat exposed to the pentacene.
For more information regarding materials processing and patterning for very large
scale integration, refer to Plummer, Deal, and Griffin [17].
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Cross Section Top View
Target Material
0. Deposit Target Material
Subte
Photoresist P o i Target Material
1. Spin Coat and Bake Photoresist
Substrate
Light
2. Align and Expose
Exposed Resist
Substrate
Target Material Unexposed Resist
Photoresist
Po i Patterned Resist
3. Develop Resist
Target Material Substrate
Photoresist Patterned Patterned Target
Target Material
4. Etch Target Material Material
Target Material - ubsliite
Pattern
Pattern Transfer Complete Transfer
Complete
5. Strip Resist | I'Iir
FIGURE 4-9: Illustration of Steps in Photolithography
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Pattern tohe Transfered
4.4. DEVICE STRUCTURE CONSIDERATIONS
Before Solvent Exposure After Solvent Exposure
Bulk Film
Phase
0 4 rn 04 pe
2W a
FIGURE 4-10: AFMs of pentacene before and after solvent exposure [19]. After exposure to solvents,
more bulk phase pentacene appears which is deleterious to carrier transport.
4.4 DEVICE STRUCTURE CONSIDERATIONS
To fabricate a TFT, the gate must be electrically insulated from the semiconduc-
tor and source/drain contacts which are in electrical contact. This gives rises to
four possible device structures for TFTs. A specific structure is chosen to maintain
performance and facilitate easy fabrication, which is dictated by the stability of the
semiconductor and gate insulator through the fabrication process.
4.4.1 Bottom Gate vs. Top Gate
Mobility in the device depends on the roughness of the insulator/semiconductor in-
terface where charge is accumulated [9]. The bottom gate offers a smoother insula-
tor/semiconductor surface for charge transport as the gate metal and insulator de-
position techniques create flatter surfaces compared to the top of the semiconductor
surface. In the case of the top gate structure, the semiconductor layer is first deposited
followed by the insulator layer and then gate layer. The top of the semiconductor
layer is rough after deposition leading to a semiconductor/insulator interface that is
rougher than in the case with bottom gate structure. Thus, the bottom gate TFT
structure typically shows higher mobilities than the top gate structures [9, 24].
4.4.2 Bottom Contact vs. Top Contact
Contact selection is critical to minimize contact resistance in the TFT. As pentacene
does not grow well on metals, (pentacene/metal interaction is too strong and disor-
dered grains are formed) a top contact structure is preferred for optimal performance
[25]. Bottom contact devices were used in the initial conception of the photolitho-
graphically patterned OTFT to minimize pentacene heat exposure and for simpler
fabrication [26]. Only recently have top contact photolithographically patterned de-
vices been reported [27]. However, the fabrication for this structure was more complex
and the fabrication process subjects the semiconductor to more heat. For this work,
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Structure Used in this Work
Encapsulation
Source/Drain Contacts (Au) Semiconductor
Semiconductor (Pentacene) (Pentacene)
INI
a. I b.
Gate Gate
Semiconductor Semiconductor
(Pentacene) (Pentacene)
c. d.
FIGURE 4-11: Illustration of possible TFT structures. Bottom Gate Top Contact(a) Bottom Gate
Bottom Contact(b) Top Gate Top Contact(c) Top Gate Bottom Contact(d) A structure is selected
to faciliate fabracation with minimal degradation to device performance.
the bottom gate bottom contact structure is used as there is more general knowledge
and experience with this device structure with photolithography, despite that devices
with top contact show fewer issues injecting charge carriers into the semiconductor.
4.5 SUMMARY
This chapter is an overview of the deposition, etching and patterning processes and
device structures needed to fabricate fully integrated OTFTs.
DEPOSITION
PENTACENE
" Pentacene will be deposited by thermal evaporation and dry etched in 02
Plasma.
" The processing conditions used during deposition affect the microstructure
of the film and therefore electrical performance, in addition to surface
roughness and surface energy.
" Mobility can be linked to insulator/semiconductor roughness where flatter
interface show better performance.
" Pentacene grown on insulators with surface energies in the range of 30-
5OmN/m show higher mobilities.
INSULATORS
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" Parylene-C is deposited at room temperature by chemical vapor deposition
and dry etched in 02 Plasma
" BZN will be deposited at room temperature by RF magnetron sputtering
with annealing due to photolithography back out and 02 Plasma etching
<130*C for ~80 minutes and wet etched in dilute HF.
GATE, SOURCE, AND DRAIN CONTACTS: GOLD
Gold will be deposited by e-Beam Evaporation and wet etched in KI based
Gold Etch.
PATTERNING: PHOTOLITHGRAPHY
All layers will be patterned with photolithography
* This processes used heat and organic solvents which are not compatible
with pentacene. A parylene-C encapsulation is used to protect the pen-
tacene from solvents and the pentacene is deposited as late as possible in
the process to minimize the heat seen in subsequent processing steps.
DEVICE STRUCTURE CONSIDERATIONS
This chapter justified the use of the bottom gate, bottom contact device struc-
ture.
" For ease of fabrication and integration bottom gate bottom contact struc-
ture is used.
" Using this structure will minimize heating of the pentacene after its depo-
sition and definition.
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Chapter 5
Device Fabrication and Resulting
Materials Properties
5.1 MOTIVATION
Building integrated circuits that are suitable for VLSI requires precise and control-
lable deposition, etching, and patterning processes. The Si-based microelectronics
industry has developed an infrastructure to fabricate integrated circuits with such
deposition, etching, and patterning processes. Similar processes will be used to fabri-
cate OTFT based integrated circuits for low and high voltage applications. The gate
insulators for OTFTs operating at low voltages (10 V < VDS) have a different selection
criteria than the gate insulators for OTFTs operating at high voltages (300 V > VDD)-
For the low voltage devices, a high-r, insulator, BZN is used for the gate insulator.
To shift the threshold voltage a thin parylene-C based surface treatment is used to
modify the interface states on the surface of BZN (pBZN) following the approach
used by Choi et al.[1]. Choi et al. showed that simple two transistor inverters can
be made. However, those devices were not integrated. The key development with
the technology reported in this dissertation is the complete integration of BZN and
pBZN gate insulators into OTFTs and circuits. This approach offers scalability, re-
producibility and leads to the realization of more complex circuits that use more than
two OTFTs.
Typically, as the dielectric constant of a material increases the energy band gap de-
creases [2]. This leads to a small barrier height for typical conduction mechanisms
in these materials. As a result, high-r, insulators tend to suffer from large leakage
currents. Materials with a low-K typically do not have this issue as they tend to have
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larger band gaps, and therefore a larger barrier height for conduction. As the high
voltage devices will see a large voltage difference between the source/drain electrodes
and gate electrode, BZN itself cannot serve as the gate insulator in these devices.
However, it is still important to maintain low threshold voltages such that small
gate-to-source voltages can switch large source-to-drain voltages.
To serve as a standard, reliable low-r. insulator parylene-C (PAR) will be evaluated
as a dielectric for high voltage devices. The parylene-C will be modified in two ways
to obtain a reduction in threshold voltage. For the first method, parylene-C will
be treated with 02 plasma (02 PAR) to create interface states that will modify the
threshold voltage. This was first shown by Wang et al. [3]. The second method will
combine the large breakdown resistance of parylene-C and with the high-r. of BZN
(PAR/BZN) to create a composite insulator stack with high voltage reliability and a
lower threshold voltage.
Though these insulators are optimized for completely different types of integrated
circuits (PAR, 02 PAR, PAR/BZN for high voltage circuits; BZN and pBZN for low
voltage circuits) the fabrication of OTFTs based on each insulator is similar to and
is derived from that reported by Kymissis et al. [4]. Illustrations of these insulators
are shown in Figure 5-1.
Interface States created Parylene-C Surface
be 02 Plasma Treatment
PAR
PAR 0 2 PA R K=3
ic=3 =3
High Voltage Circuits Low Voltage Circuits
FIGURE 5-1: Insulators Stacks explored in this work. The PAR, 02 PAR, PAR/BZN insulators
will be used in high voltage applications. The BZN and pBZN insulators will be used in low voltage
applications.
There is a considerable amount of literature regarding the properties of parylene-C,
pentacene, and BZN. To understand how effectively they will serve in their respec-
tive components in an OTFT fabricated towards full integration, an evaluation of
the properties of these materials is conducted with regards to the processing needed
to build integrated devices and circuits. This will provide an awareness of how the
demands of these processes will affect material properties and device performance.
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5.2 BUILDING OTFTS
1 ACQUIRE SUBSTRATE: For the devices in this work, the substrate is a 100mm
glass wafer, though the process is not limited to a rigid substrate as all processes
are run at or near room temperature.
2 GATE DEFINITION: For the gate layer, 10 nm of a Cr adhesion layer followed
by 80-100 nm of Au to serve as a gate metal are deposited both by e-Beam
evaporation and patterned by standard photolithography and a wet etch.
3 INSULATOR DEFINITION: The parylene-C and BZN insulators are used selec-
tively to achieve a particular device performance. Regardless of how they are
distributed in the insulator, they are processed as described below.
- Parylene-C: With a SCS Parylene-C Coater, chemical vapor deposition is used
to deposit parylene-C, while the substrate remains at room temperature. The
parylene-C films are transparent and colorless. It is patterned by photolithog-
raphy and a dry 02 plasma etch.
- BZN: RF magnetron sputtering is used to deposit BZN with the substrate at
room temperature with 95 W at 9:3 argon to oxygen gas ratio at a pressure of
3mtorr. The stoichiometry of the target is Bii. 5Zn 1Nb 1.5 0 7 which is the intended
composition of the film. The resulting BZN films are transparent with a yellow-
ish tint. The BZN is then patterned by photolithography and very dilute BOE
wet etch. BZN is then treated with 02 plasma at 1000 W in a barrel asher
to normalize and stabilize the surface. As BZN is not a common cleanroom
material, its stability in standard solvents and etch undercutting needed to be
assessed as shown in Figure 5-2, Figure 5-3, Figure 5-4, and Figure 5-5. These
assessments revealed that the BZN was not adversely affected by cleanroom
processes/conditions.
FIGURE 5-2: BZN on 100mm Si Wafer
FIGURE 5-3: Open vias after BZN wet etch
in BOE
95
5.2. BUILDING OTFTS
FIGURE 5-5: BZN is stable in standard sol-
vents found in a typical microfabrication en-
FIGURE 5-4: BZN on Au vironment.
4 SOURCE/DRAIN DEFINITION: For the source/drain electrodes, 80-100 nm of
Au is deposited by e-Beam evaporation and patterned by photolithography and
a wet etch.
4b SURFACE TREATMENT DEFINITION: For the devices that require a surface
treatment definition, it is performed after the source/drain electrodes have been
defined. The rest of processing necessary to complete the device is the same for
all insulators.
- Low Voltage Devices: A thin parylene-C layer is deposited immediately after
patterning the BZN and before the deposition of the source/drain electrodes.
To pattern this surface treatment, an 02 plasma is used to etch the parylene-C.
This is shown in Figure 5-7 at step 4b. From this step, two different surfaces are
created. One surface is inorganic bare BZN and the other is an organic surface
of parylene-C. These two different surfaces give rise to OTFTs with different
threshold voltages on one wafer.
- High Voltage Devices: For the 02 PAR insulator, selectively exposing the
parylene-C to 02 plasma will create two different surfaces on one wafer. The
parylene-C surface is stable and has fewer interface states than the surface
exposed to 02 plasma. This gives rise to OTFTs with two different threshold
voltages on one wafer.
5 SEMICONDUCTOR DEFINITION: The pentacene semiconductor layer is deposited
by thermal evaporation to a thickness of 10-40 nm at a rate ~2 nm/min at a
pressure of 2 x 10-7 torr. The pentacene films are transparent with a blue-ish
tint. An encapsulation layer of parylene-C is deposited to protect the pen-
tacene from the solvents in the following photolithographic patterning step.
The definition of the device is completed by dry etching the semiconductor and
encapsulation layer in 02 plasma.
96
5.2. BUILDING OTFTS
Tables 5.1 - 5.4 and Figure 5-7 summarize and illustrate this process flow. There is
no intentional heating in any process steps, excluding each photolithographic step in
which the baking occurs at 950 C for 20 min and the 02 plasma dry etch which is
believed to be less than 130* C based on the electrical properties of the BZN [5] and
a preliminary evaluation for this work. The PAR devices and 02 PAR devices can
be integrated on the same wafer using 02 plasma as a surface treatment. The BZN
and pBZN devices can easily be integrated on the same wafer, using parylene-C as a
surface treatment.
Low Voltage Transistors
Ring Oscillator
Completed 100mm Wafer
High Voltage Transistors
FIGURE 5-6: Completed 100 mm Wafer with OTFTs devices and circuits. OTFTs include low
voltage transistors and high voltage transistors. Integrated circuitry includes arrays of inverters
based on two transistors with two distinct threshold voltages and ring oscillators based on inverter
chains.
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Substrate (GlassSiKapton etc.)
1.
Gate Definition (Au)
2.
insulator Definition (Parylene-C)
3.
Source/Drain Contact Definition (Au)
4.
4b.b
Encapsulation (Parytene)
Semiconducntacene
5.
Standard
PAR
O Pasma Surface Treatment
4b.
Encapsulation (Parylene)
Semiconductor
5. Voltage
High Voltage
02 PAR
Insulator Defnition (Parylene-C/BZN)
3.
Source/Drain Contact Definition (Au)
4.
Encapsulation (Parylene)
Semiconductor (Pentacene)
5.
High Voltage
PAR/BZN
Insulator Definition (BZN)
Surface Treatment (Parylene)
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Source/Drain Contact Definition (Au)
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Surface Treatment REMOVED Surface Treatment REMAINS
4b. 4b.
Encapsulaton (Parylene) Encapsulation (Parylene)
Semiconductor (Pentacene) Semiconductor (Pentacene)
5. 5.
Low Voltage: VT> 0 Low Voltage: VT < 0
BZN pBZN
FIGURE 5-7: Process flow for fabricating OTFTs. The processing for all five insulators is shown and differ only by how the insulator is
processed.
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TABLE 5.1: Process steps for fabricating High Voltage OTFTs.
Step Layer Action PAR 02 PAR PAR/BZN
1 Acquire Vacuum Compatible Substrate
2 Gate Definition Dep. e-Beam Evaporation (Cr and Au)
Etch Gold Etch and Chrome Etch)
3 Insulator Dep. CVD CVD RF Spt.(BZN)CVD, (PAR)
Definition Etch 02 Plasma 02 Plasma Dilute HF (BZN)
____ 
02 plasma (PAR)
4 Source/Drain Dep. e-Beam Evaporation (Au)Definition Etch Gold Etch
4b Sre Etch - 02 Plasma -Treatment
5 Semiconductor Dep. Thermal Evaporation (Pentacene)Encapsulation Dep. CVD (Parylene-C)
Definition Etch 02 Plasma
TABLE 5.2: Thickness of respective layers in High Voltage OTFTs
Step PAR 02 PAR PAR/BZN
Encapsulation Parylene-C 200 nm
Semiconductor Pentacene 20 nm Pentacene 40 nm Pentacene 20 nm
Source/Drain Au 80-100 nm
Insulator Parylene-C Parylene-C Parylene-C 200 nm500 nm 350 nm I BZN 200 nm
Gate Au 80-100 nm
TABLE 5.3: Process steps for fabricating Low Voltage OTFTs
Step Layer Action BZN pBZN
1 Acquire Vacuum Compatible Substrate
2 Gate Definition Dep. e-Beam Evaporation (Cr and Au)2 GEtch Gold Etch and Chrome Etch)
3 Insulator Dep. RF Spt.(BZN) RF Spt.(BZN)CVD (PAR) CVD (PAR)
Definition Etch Dilute HF Dilute HF
4 Source/Drain Dep. e-Beam Evaporation (Au)Definition Etch Gold Etch
4b Treament Etch 02 Plasma
Semiconductor Dep. Thermal Evaporation (Pentacene)
2 Encapsulation Dep. CVD (Parylene-C)
Definition Etch 02 Plasma
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TABLE 5.4: Thickness of respective layers in Low Voltage OTFTs
Step BZN pBZN
Encapsulation Parylene-C 200 nm
Semiconductor Pentacene 20 nm
Source/Drain Au 80-100 nm
Insulator BZN 400 nm Parylene-C ~1-3 nm
n BZN 400 nm
Gate Au 80-100 nm
5.3 TECHNIQUES for MATERIALS
CHARACTERIZATION
As device integration is the ultimate goal of this process flow, fabrication methods are
selected to facilitate this, not to optimize materials performance. Therefore, materi-
als characterization is performed to understand how the materials respond to their
deposition, patterning, and etching processes and subsequent processes of other com-
ponents. Criteria for materials selection was compatibility with other materials and
the low temperature processes that are necessary to make complete devices and cir-
cuits that are suitable for flexible and large area systems. Characterization is done to
confirm and/or assess this compatibility. The final morphology and atomic structure
of BZN, pentacene, and parylene-C were assessed by X-ray Photospectroscopy (XPS),
X-ray Diffraction (XRD), the Static Sessile Drop Technique for extraction of surface
energy, Atomic Force Microscopy (AFM), and Scanning Electron Microscopy (SEM).
X-RAY PHOTOSPECTROSCOPY (XPS): XPS is a quantitative spectroscopic tech-
nique used to determine composition, chemical formula, and the electronic states
of elements < 10 nm from the surface of a sample. As discussed in Chapter 2, the
electrical properties of BZN depend on its composition. Analysis was performed on
BZN to determine the actual composition of the deposited films and how the compo-
sition changes throughout processing. Characterization and analysis was conducted
by Analytical Answers Inc. by Dr. Kaj G. Stolt. Data was collected with an Al target
with a pass energy of 187.85 eV and with a work function of 3.67 eV. Six sweeps were
performed on each sample. For more information regarding XPS, refer to the ASM
Handbook, Volume 10 - Materials Characterization [6].
X-RAY DIFFRACTION (XRD): XRD is an x-ray scattering technique that can be
used to reveal structural information about a material. As discussed in Chapter 2,
the electrical properties of both BZN and pentacene are sensitive to their structure
(crystalline vs. amorphous for BZN, thin film phase vs. bulk phase for pentacene).
Further, processing conditions may affect the resulting structure of the film. There-
fore, analysis was performed on BZN and pentacene to determine the crystallinity
and existing phases, and to compliment XPS results regarding the composition of
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BZN. Analysis was conducted by Evans Analytical Group by Wes Nieveen and Dr.
Stephen B. Robie. Data was collected by Grazing Incidence XRD (GIXRD) (incident
angle at 0.2*) with the standard 0-20 geometry. A PANalytical XPert Pro MRD
diffractometer was used with a Cu X-ray tube and parallel-beam optics. For more
information regarding XRD, refer to Hammond [7].
SESSILE DROP TECHNIQUE FOR EXTRACTION OF SURFACE ENERGY
The microstructure of a pentacene thin film can affect its electrical performance. The
resulting microstructure is sensitive to the energy of the surface that it is deposited
on. Analysis was performed on parylene-C, 02 plasma treated parylene-C, BZN, and
parylene-C surface treated BZN, as they represent the gate insulators used in the
pentacene based OTFTs in this work. Contact angles were measured using Model
250 Standard Contact Angle Goniometer/Tensiometer and DROPimage Advanced
software by ram6-hart. Surface energy was extracted using Owens/Wendt Theory
[8, 9] with DI water and ethylene glycol as test liquids. For more information regard-
ing surface energy extraction via the sessile drop technique, refer to Owens et al.[9]
and Carre et al. [8].
2 + 2 (5.1)
7Ys= 7D ± P (5.2)
Where,
y: Surface Energy
Subscript L: liquid
Subscript S: solid;
Superscript D: dispersive
Superscript P: polar
SCANNING ELECTRON MICROSCOPY (SEM): SEM is a very high resolution imag-
ing technique that generates images of a surface from secondary electrons and other
kind of electrons and x-rays. Analysis was performed on RF sputtered BZN and
Pulsed Laser Deposited BZN and pentacene deposited on parylene-C, 02 plasma
treated parylene-C, BZN, and pBZN surfaces to visually confirm microstructure and
identify additional smaller scale composition or structure features. Micrographs were
taken with the Zeiss Supra-40 in a Class 10 CMOS-compatible cleanroom. For more
information regarding SEM, refer to Yao and Wang [10].
ATOMIC FORCE MICROSCOPY (AFM): AFM is image/measurement technique that
uses mechanical and electrical forces to map the nature and topography of a surface.
As the electrical performance of pentacene is sensitive to its microstructure, analy-
sis was performed on BZN, pBZN, parylene-C, 02 plasma treated parylene-C, and
pentacene on each respective surface. The purpose is to reveal the microstructure
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of pentacene films on various surfaces with different surface energies and roughness.
Micrographs were taken with a Veeco D3100 Atomic Force Microscope in a Class
10 CMOS-compatible cleanroom and analyzed with software. For more information
regarding AFM, refer to Yao and Wang [10].
5.4 CHARACTERIZATION of BZN
5.4.1 X-Ray Diffraction for Structure Determination
X-ray diffraction (XRD) analysis shows these BZN films to have composition of
Bi1.5Zn 1Nb1.507 and to be nanocrystalline. The analyzed films were fabricated by
depositing 150 nm of BZN by RF Sputtering, annealing for one hour at 950 C and
exposing the surface to 02 plasma. This simulates the processing that BZN under-
goes during device fabrication.
Crystalline BZN shows diffraction peaks at 29.30 for [222] and 48.80 for [440] [11, 12].
As shown in Figure 5-8, these films show broad peaks at 20 - 290 and ~ 50'. The
location of these peak indicate some degree of order as they coincide with those of
crystalline BZN [12, 13]. The breadth of these peaks is indicative of a nanocrystalline
structure. Results from the Evans Analytical Group and hand calculations summa-
rized in Table 5.5 estimate the crystal size to be smaller than the lattice constant of
BZN (a=10.552A [12]). As was discussed in Chapter 2, the high dielectric constant
in BZN is a consequence of its cubic pyrochlore structure [13] and films sputtered
and processed under similar conditions can have -5 nm nanocrystals [14]. Thus, it
likely that similar crystal sizes exist in the BZN films in this work. More rigorous
extraction methods are needed to confirm the actual crystal sizes in these films.
TABLE 5.5: Summary of XRD interplanar spacing (d222 ) and crystal size (A) for BZN.
Source 20 d2 22 (A) FWHM (20) Crystal Size (A)
ICDD/ICSD Database 29.292* 3.06 -
Evans Analytical Group 28.8490 3.0922 6.4930 100% Amorphous
Hand Calculations' 29.250 3.05[7] 6.10 0.3 [7]
'Hand calculations from data provided by Evans Analytical Group
BZN is projected to crystallize above 400'C [15] and to have a higher dielectric con-
stant if it is heat treated above 150*C [5]. When bakeout during the photolithography
occurred at 950 C, the dielectric constant was -40. When bakeout occurred at 130'C,
the dielectric constant was -73. The 02 plasma step generates heat but the wafer
temperature during processing cannot be measured with the available tooling. Us-
ing the BZN film as a thermometer, the highest possible temperature this process is
predicted to be is -130'C, as the BZN is still nanocrystalline after all processes have
been run and there was not a dramatic change in the dielectric constant. Last, anal-
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FIGURE 5-8: X-ray Diffraction pattern for BZN films on Au.
ysis shows that the composition of BZN does not change in the subsequent processes
necessary to fabricate complete devices.
5.4.2 X-Ray Photospectroscopy for Determination of
Composition
XPS analysis shows that the composition of the top surface of the films to be Bi-rich.
Analysis also shows that the composition of the surface is O-rich after exposure to
02 plasma, which is unavoidable when patterning the parylene-C surface treatment
for the low voltage OTFTs. This is reported in Table 5.6 and is shown in Figure 5-9.
This suggests there may be more Bi-O bonds on the surface, compared to the bulk.
As there are more Bi-O bonds on the surface, the surface may have different dielectric
properties than the bulk as the Bi-O interactions contribute most to the dielectric
constant [16].
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TABLE 5.6: Summary of the composition of BZN after different processes. The arrows indicate
how the composition of the element changes with the process from the as-deposited film. There
was a substantial amount of carbon detected and was assumed to be inert surface contamination.
Therefore it is neglected.
Process Bi (%) Zn (%) Nb (%) 0 (%) Compound
Sputtered As Dep. 18.45 2.55 = 8.9 43.6 Bi7 .23Zn1 Nb3.24 0 17.1
Sputtered 02 Plasma 16.55 4 2.5 = 7.85 4 46.55 T Bi6 .62Zn1Nb3 .14 0 18.6 2
Sputtered Anneal 15.45 4 1.45 4 6.3 4 35.2 4 Bi1 o.66Zn 1 Nb 4 .34 0 24 .28
Sputtered 02 12.5 4 2.45 = 5.3 4 51.4 t Bi5 .1oZn 1 Nb 2.16 0 21Plasma and Anneal
LPLD 13.67 8.79 13.61 63.93 Bij.5 ZnjNbj.50 7
Increase in 0 Concentration
after 02 Plasma Exposure
cu~
4-J
C:
660 550
Binding Energy (eV)
440
FIGURE 5-9: XPS Spectra of room temperature RF Sputtered BZN films before and after 02 plasma
exposure
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5.4.3 Atomic Force Microscopy for Determination of Surface
Roughness
An 02 plasma is used to pattern the parylene-C surface treatment in the low voltage
OTFTs. As a result, the bare BZN surface is exposed to 02 plasma which oxidizes
this surface and reduces roughness. It is not clear if the surface roughness affects the
electrical properties of BZN. The surface smoothing is most likely a thermodynam-
ically driven process as it occurs during the 02 plasma treatment with heating and
oxidation. Regarding the actual patterning of BZN, there is heat in the patterning
processes due to photoresist baking but the BZN is covered during the actual etch
and does not see the BOE. Figure 5-10 shows that applying the wet etch after the
02 plasma treatment results in minimal smoothing. This leads to a conclusion that
the oxidation with the 02 plasma etch has the greater impact on surface smoothing
than heat itself. Lastly, one can conclude that the surface smoothing achieved by the
02 plasma etch will leave the smoothest surface possible for this material with the
process flow used to build OTFTs in this dissertation. It should be noted that the
BZN surface is slightly smoother than the pBZN surface as shown in Figure 5-11 as
roughness may impact the electrical properties of pentacene as its microstructure is
sensitive to the roughness of the surface it is deposited on.
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After Deposition
RMS Roughness: 1.45nm
02 Plasma Etch Wet Etch
RMS Roughness: 0.39nm RMS Roughness: 0.66nm
0 2Plasma Etch and Wet Etch
RMS Roughness: .38nm
FIGURE 5-10: The AFM micrographs illustrate how surface roughness evolves throughout process-
ing. The 02 plasma has a more notable effect on reducing surface roughness that heat.
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BZN Before Semiconductor Deposition
RMS Roughness: 1.09nm I
pBZN Before Semiconductor Deposition
RMS Roughness: 1.57nm
FIGURE 5-11: AFM micrographs of the insulator surface before and after parylene surface treatment.
The roughness varies by A
5.4.4 Scanning Electron Microscopy for
Microstructural Analysis
SEM images show the sputtered BZN film surface to be inhomogeneous while the more
porous BZN film deposited by PLD (pulsed laser deposition) is homogeneous. The
inhomogeneities are likely to be Bi-rich clusters indicated by XPS. The light streaks
in the micrograph are assumed to be more metallic as metals appear brighter in SEM
images. These metallic inclusions indicate parasitic conductions paths which may
prove detrimental to the insulator breakdown strength. PLD is a better technique
for growing these films, however available tooling for processing on a 100mm wafer is
currently limited [17].
FIGURE 5-12: A 30 nm thick layer of BZN that
was deposited by RF Sputtering Magnification
x45k
FIGURE 5-13: A -200 unm thick layer of BZN
that was deposited by Pulsed Laser Deposition
Magnification x67k
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5.4.5 Static Sessile Drop Technique for Extraction of Surface
Energy
As discussed in Chapter 5, the surface energy provides an indication of how pentacene
will grow on a surface (2D growth or 3D growth). BZN has a higher surface energy
than pBZN due to the polar contribution (7p), as shown in Table 5.7. The drop
profiles of DI water on BZN after various processes are shown in Figure 5-14.
It can be concluded that the metal-oxygen bonds (Bi-0, Nb-0) in BZN are respon-
sible for this polar contribution as they are polar. As parylene-C is less polar than
BZN, it is apparent how the surface treatment reduces this polar contribution. It is
TABLE 5.7: Summary of surface energy for BZN and pBZN surfaces prior to semiconductor depo-
sition. -y=Total Surface Energy, YD = Dispersive Surface Energy, -yp = Polar Surface Energy
Surface BZN pBZN
Contact Angle 580 78*-92*(DI Water)
-y (mN/rn) 43 28
7D (mN/m) 15 14
-yp (mN/m) 28 14
FIGURE 5-14: Contact angles with DI water on BZN throughout processing.
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speculated that the parylene-C surface treatment is also passivating charge traps or
interface states (Qit) on the BZN surface. It is expected that such passivation will
impact breakdown behavior of the insulator and the electrical properties of pentacene.
As was discussed in Chapter 2, the electrical properties of pentacene are sensitive to
its microstructure which is sensitive to the energy and roughness of the surface that
it is deposited on. Figure 5-14 suggests the 02 plasma increases the surface energy
of BZN and may be a result of the increased 0 concentration and therefore polar
contribution (-yp) on the surface.
Yoshida et al. report a surface energy ranging from 40-50 mN/m results in optimal
charge transport (high mobility p) [18] in pentacene. However in the case reported by
Yoshida et al., the dispersive component (yD) likely contributed more to the surface
energy as all organic surfaces were studied, though the dispersive component (YD) is
not reported. In our case, the polar component (yp) contributes significantly to its
surface energy, as BZN is inorganic with polar bonds. Chou et al. reported 38 mN/m
[19] to be optimal while Yang et al., reported lower surface energies around 30 mN/m
[20] show better charge transport in pentacene. Both report that the surface with the
larger polar contribution (yp) has worse charge transport. From this, it is expected
that pentacene on BZN will show worse charge transport (lower p) compared to pen-
tacene on pBZN.
5.5 CHARACTERIZATION of PARYLENE-C
5.5.1 Atomic Force Microscopy for Determination of Surface
Roughness
Generally, the parylene-C surface shows nanometer scale roughness independent of
the surface it is deposited on. The exception is where the roughness of the underlying
surface exceeds that of the parylene-C as in the case of the parylene-C on the Au
in Figure 5-15. The parylene-C insulator surfaces are generally rougher than the
BZN-based insulator surfaces. The 02 plasma surface treatment appears to roughen
the surface while quenching in an organic solvent (acetone or isopropanol) appears to
remove this roughness. It is not apparent why this smoothing happens, but may be
related to surface reconstruction and the passivation of the dangling bonds created
by the 02 plasma treatment.
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Parylene-C on Glass
RMS Roughness = 4nm
Parylene-C on BZN
RMS Roughness = 4nm
2ptm
Parylene-C on Au
RMS Roughness = 6nm
02 Plasma Treated Parylene-C (Quenched)
RMS Roughness = 4nm
02 Plasma Treated Parylene-C (Fresh)
RMS Roughness = 5nm
FIGURE 5-15: AFM micrographs of 200 nm parylene-C on various surfaces
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5.5.2 Static Sessile Drop Technique for Extraction of Surface
Energy
02 plasma etches parylene-C. Briefly treating the parylene-C with 02 plasma, will
"damage" this surface and create dangling bonds or interface states (Qit) that serve
as charge traps, which affects the electrical properties of pentacene [3]. The evidence
of "damage" from 02 plasma is the increased surface energy (specifically the polar
contribution), extracted from contact angle measurements. This is summarized in
Table 5.8 and Figure 5-16.
Table 5.8 shows the variability in surface energy as a result of 02 plasma treatments.
The surface energy of the 02 plasma treated surfaces depends on time spent at am-
TABLE 5.8: Summary of surface energy for parylene-C and 02 plasma treated parylene-C surfaces
prior to semiconductor deposition. Exposure time is 6 seconds at 100 W in an AutoGlow Plasma
System by Glow Research.
Surface PAR 02 PARSurfacePAR _(Stale) (Fresh)
Contact Angle 940 56* 20*(DI Water)
-y (mN/m) 38 45 79
yD (mN/m) 38 9 4
yp(mN/m) 0.4 36 75
FIGURE 5-16: Contact angles with DI water on parylene-C with different 02 plasma exposure times.
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bient after 02 plasma exposure and indicated with the stale and fresh samples. The
stale samples were stored in an ambient environment for ~3 weeks before analysis
while the fresh samples were measured immediately after treatment. This poses a re-
producibility issue as time from treatment to pentacene deposition can be difficult to
control. This issue may be addressed by applying a "solvent quench" to stabilize the
surface. The 02 plasma treated surface is most reactive immediately after processing
and the ambient atmosphere slowly passtivates the surface. The "solvent quench" is
designed to normalize and stabilize the reactive surface to reestablish reproducibil-
ity and predictability in the process. Further, such a "quench" is unavoidable if the
surface treatment is patterned, as solvents are used to strip the photoresist after pat-
terning.
5.6 CHARACTERIZATION of PENTACENE
5.6.1 X-Ray Diffraction for Structure Determination
As crystal structure is related to mobility, XRD was performed on pentacene thin
films to determine the structure and how it is affected by heating during photolithog-
raphy on the BZN and pBZN surfaces. Analysis shows that crystals grow on both
organic and inorganic surfaces. The doo1 peak locations shown in Table 5.11 match
to those of the thin film phase as reported [21, 22]. Figure 5-17 [7, 21] shows that
pentacene on pBZN shows more distinct and defined peaks on higher order diffrac-
tions planes compared to pentacene on BZN. This is indicative of 3D crystal growth
and better ordering for the pentacene grown on pBZN compared to BZN. This is
as expected as pentacene grows better on organic interfaces [20, 19, 23]. Table 5.11
summarize the sizes of crystallites determined from the XRD spectra.
Figure 5-18 [22] shows that pentacene on pBZN after heat treatment has more distinct
and defined peaks than before heating. This implies larger crystallites for the pBZN
and/or grain ripening for pentacene after heating. This is expected as the increased
temperature leads to greater diffusion or grain ripening. At the [002] diffraction peak,
there appears to be a doublet forming. This may correspond to formation of the bulk
phase with the lower mobility. The coexistence of the bulk phase and thin film phase
can degrade carrier mobility [24, 25].
TABLE 5.9: Interplanar spacing (dooi) and crystallite sizes extracted from XRD for pentacene on
BZN and pBZN
Surface doo1 Crystallite
(nm) Size (nm)
BZN After Heat 1.52 17
pBZN Before Heat 1.50 20
pBZN After Heat 1.49 33
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FIGURE 5-18: GIXRD pattern comparing pentacene deposited on pBZN before and after heating.
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5.6.2 Atomic Force Microscopy for Microstructural Analysis
AFM images for 20 nm pentacene deposited on PAR, 02 PAR, BZN and pBZN sur-
faces can be seen in Figure 5-19 and summarized in Table 5.10. These micrographs
show the evolution of the pentacene microstructure as a result of heat treatment. Lit-
erature reports growth of pentacene on similar surfaces (oxides and polymer surfaces)
at room temperature are likely to be completely condensed [23, 26]. This means that
the final microstructure will depend heavily on surface diffusion. Pentacene has the
largest grains on the BZN surface as it has the highest surface energy and is the most
flat. It should also be noted that the pentacene grains on this surface show poor co-
alescence which has been attributed to poor electrical performance [20]. This is well
supported by literature [24, 27]. The pBZN surface has the same surface energy as the
PAR surface but shows larger grains. Clearly, pentacene on pBZN diffuses faster as
the surface is flatter [28]. This implies the surface roughness is limiting grain growth
in these systems.
PAR BEFORE Heat 02 PAR BEFORE Heat BZN BEFORE Heat pBZN BEFORE Heat
PAR AFTER Heat 0, PAR AFTER Heat BZN AFTER Heat pBZN AFTER Heat
FIGURE 5-19: AFM images for pentacene on PAR, 02 PAR, BZN, and pBZN surfaces before and
after heating
Of the four surfaces, pentacene on the BZN surface shows more prominent changes
in microstructure due to heat. In addition to the ramified grains that are growing
laterally, there appears to be elongated ribbon-like structures resting on top of the
dendritic grains. The ribbon-like structures coarsen upon heating. These elongated
structures have been identified as the bulk phase [24, 29], though not always de-
tectable by XRD [20]. This morphology appears as a consequence of "buckling" of
the pentacene thin films transforming into the bulk phase in response to stress. This
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TABLE 5.10: Grain sizes and other features extracted from AFM micrographs for pentacene on
PAR, 02 PAR, BZN and pBZN
Surface Treatment Grain Size Ribbon Size
and Heat (nm) (nm)
Heat Before After Before After
Parylene-C 200 200 - -
02 PAR 200 200 - -
BZN 620 620-700 30-40 60-80
pBZN 115-430 210-350 90 -
inherently implies that both the thin film and bulk phase are present in these films
[24].
The crystallite size extracted from XRD is smaller than the grain size revealed in
AFM which is summarized in Table 5.10. This may suggest that the coarser grains
seen in the AFM images are composed of smaller crystallites detected by XRD or
that both the bulk phase and the thin film phase are present at crystal sizes that
cause peak broadening. The peaks are broad such that the respective XRD peak for
each phase is not distinct.
5.6.3 Scanning Electron Microscopy for Microstructural
Analysis
The microstructure of pentacene deposited on Au forms what appear to be interlaced
ribbons. It well accepted that pentacene deposited on metals has poor electrical char-
acteristics. SEMs show ribbons of similar size grow on all insulator surfaces however
less densely. AFM and SEM show that the BZN surface has the highest density of
ribbons compared to the other three surfaces. The ribbons seen here are slightly
smaller than those seen in AFM; however that may be a result of tip dilation and
further supports the existence of two separate phases. SEMs of pentacene on these
surfaces show grain sizes comparable to those seen in AFM.
The grain sizes observed with AFM and SEM do not match those determined from
XRD. In regards to the BZN and pBZN surfaces, to explain that mobility is larger
for pentacene on the pBZN surface, one can attribute this to a well formed grain
structure that is seen with AFM, the interplanar spacing of the pentacene crystals
extracted with XRD, or a minimal existence of bulk phase pentacene. Better trans-
port in pentacene on the BZN surface can be attributed to the courser grains seen
in the AFM images. However Yang et al. indicate that such ramified grains show
worse transport due to poor grain connectivity [20]. One can attribute a degraded
mobility upon heating to the appearance of the bulk phase and an improvement of
mobility to an increase in grain size. The result from actual OTFTs in are discussed
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FIGURE 5-20: SEM micrographs for pentacene on Au. The ribbon-like crystallites are shown.
PAR 020Pam BZN pBZN
FIGURE 5-21: SEM micrographs for pentacene on PAR, 02 PAR, BZN, and pBZN surfaces.
TABLE 5.11: Grain sizes and other features extracted from SEM for pentacene on Au, PAR, 02
plasma, BZN and pBZN
Grain Size Ribbon Size
(nm) (nm)
Au - 24
Parylene-C 150-180 20
02 PAR 120-180 23
BZN 420 29-35
pBZN 183 93
in Chapter 6 and Chapter 8, will ultimately reveal how the pentacene performs with
the microstructures revealed by AFM, SEM, and XRD.
5.7 CONCLUSION
While the process presented in this chapter is effective in creating reliable and repro-
ducible OTFTs, there are a number of issues that lead to less than optimal perfor-
mance. The following issues have an impact on performance and should be addressed
in future investigations.
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PENTACENE AND HEAT
The heating of the pentacene during photolithography leads to the ripening of pen-
tacene crystallites and grains (better mobility) but encourages the development of
the bulk phase (worse mobility). Electrical data will reveal which has the most effect
on performance.
SURFACE OF BZN
The stoichiometry of the surface of the sputter deposited BZN does not match that
of the bulk. The surface is Bi-rich which indicates parasitic metallic conductive paths
and therefore reduced reliability and breakdown resistance. Further, the BZN surface
is exposed to 02 plasma during surface treatment patterning, before the semicon-
ductor deposition. This increases oxygen concentration in the surface of the film.
Therefore, the surface composition of the BZN, will not match that of the bulk,
though this may not be detrimental to performance.
PARYLENE-C SURFACE TREATMENT ON BZN: THICKNESS
The SCS Parylene-C Coater is optimized for depositing films thicker than 100 nm.
Depositing 1-3 nm of parylene-C consistently is a problem. Methods should be ex-
plored to make the process more consistent for depositing precise 1 nm films.
02 PAR PROCESS CONTROL
This process creates a very reactive surface, which is difficult to control. The reactiv-
ity of this surface, or the density of dangling bonds or interface states directly relates
to electrical characteristics of pentacene. Exposing the surface to a solvent can reduce
the density of these dangling bonds are restore some process control.
5.8 SUMMARY
This is a brief, listed summary of the most relevant findings in this chapter.
PROCESS FLOW
" The fully photolithographic process used to build OTFT allows for the
integration of devices with two distinct threshold voltages by applying and
patterning surface treatments on the gate insulator.
" The maximum temperature predicted for the entire process is estimated
to be 1300 C.
" BZN and pBZN gate insulators can be integrated on one wafer. This will
enable the full integration of devices with two threshold voltages on the
same wafer.
" PAR and 02 PAR gate insulators can be integrated on one wafer. This
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will enable the full integration of devices with two threshold voltages on
the same wafer.
MATERIALS CHARACTERIZATION
BZN is deposited by RF magnetron sputtering at room temperature at 95 W with
an argon : oxygen ratio of 9:3.
" XRD shows BZN to be have very small crystalline domains and the bulk
composition to be Bi1.5Zn 1Nb1 .5O7.
" The as-deposited surface composition is Bi-rich and oxygen concentration
increases with the 02 plasma etch used for defining the surface treatments
in the low voltage OTFTs.
" 02 plasma smoothes the BZN surface and increases surface energy.
" The oxidation of BZN in 02 plasma has a greater impact on surface
smoothing in BZN than the heat alone.
PARYLENE-C is deposited by CVD with the substrate at room temperature.
" 02 plasma roughens this surface but can be smoothened with an organic
solvent quench.
" All parylene-C surfaces are rougher than BZN surfaces.
PENTACENE is deposited with the substrate at room temperature by thermal evap-
oration in vacuum at -2 nm/min at a pressure of 2 x 10-7 torr.
" The thin film phase exists in these pentacene films under the specified
deposition conditions. The bulk phase begins to form with the heat used
during photolithography which has a max temperature of 95 C.
" Grain structure is most influenced by surface roughness followed by surface
energy. Of the surfaces that show comparable roughness (BZN and pBZN),
the surface with the lower energy, pBZN showed better formed grains. This
implies that the films are completely condensed and the microstructure is
determined by surface diffusion, in reference to the kinetics of thin film
evolution.
" The pentacene on all surfaces is suspected to form the bulk phase after
heating or annealing. Pentacene on the BZN surface has largest grain
growth and shows two phases most prominently, one which is suspected to
be the low mobility bulk phase.
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Chapter 6
Low Voltage, Dual VT, Thin Film
Transistors and Integrated Circuits
6.1 MOTIVATION and STATE of the ART
A key advantage of using pentacene for the semiconductor in OTFTs is that its mo-
bility is comparable to amorphous Si. However, there is still a fundamental need
for pentacene based OTFTs to operate at lower voltages. For this investigation, low
operating voltages are obtained by using a high-n gate insulator.
Table 6.1 is a summary of organic transistors that have been reported in recent liter-
ature. The table lists the semiconductor, the insulator and the patterning approach.
It also indicates if the devices have two distinct threshold voltages on the same sub-
strate, if circuits were reported and if the devices are integrated were reported. Most
OTFTs that use high-r. dielectrics do not use photolithography as a means to pattern
the semiconductor. There are many reports of integrated circuits based on OTFTs,
however they use low-r, materials (higher operating voltages) or one threshold voltage
(less energy efficient).
Notable Reports from Literature
Shang et al. and Koo et al. reported an integrated circuit using a high-r, material
(A12 0 3 r,=9) for the gate dielectric [1, 2]. These circuits however did not feature
two distinct threshold voltages. Klauk et. al reported a very low power integrated
circuit technology based on AlO (r,=9 with self-assembled monolayers (SAMs) for
improved dielectric reliability) [3]. Two threshold voltages and therefore low power
consumption, were achieved by using n-type (hexadecafluorocopperphthalocyanine)
and p-type (pentacene) organic semiconductors. This report shows that low power
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organic CMOS circuits are possible, however large scale integration is currently im-
possible with the unstable n-type semiconductors and the shadow masking pattern-
ing techniques used. Nausieda et al. reported mixed-signal integrated circuits with
two threshold voltages by using gate metal engineering and a fully photolithographic
technology[4, 5]. This showed that photolithography can be used to build complex
integrated circuits. However, the higher operating voltages were not addressed. As
shown in Table 6.1, no reports were found of integrated circuits using high- gate
insulators, and the integration of two distinct threshold voltages with a photolitho-
graphically patterned semiconductor layer in one technology, except for this work.
**LEGEND FOR FOLLOWING TABLE**
Semi.= semiconductor material
Patt.=Method used to pattern semiconductor. In the case of "Photo." the material in parenthesis
following is used for encapsulation
(I)? #VT = Number of distinct threshold voltages reported, where "(I)" indicates of the
integration of multiple was reported.
(I)(C)? indicates of circuits were reported (C) and if they were integrated (I)
TABLE 6.1: State of the Art for Low Voltage OTFT and Circuits
Source Dielectric Semi. Patt. (I)? #V (I)(C)?
Gay et al. [6] PVPT n=3.6 Pentacene NS2  1 (Y)(Y)
Cantatore et al. PVP n=3.6 Pentacene Y (N)2 (Y) (Y)
[7]
Sirringhaus et al. PVP n=3.6 F8T24  None 1 (Y)(Y)
[8]
Shi et al [9] PVP K=3.6 Pentacene NS 1
Lee et al. [10] PVP K=3 Pentacene Shadow (N)2 N
P(VDTrFE) 6  Mask
.=6-9
Klauk et al. [3] PVP K=3.6 Pentacene NS 1 (Y)(Y)
Nausieda et al. [5] Parylene-C Pentacene Photo. 2 (Y) (Y)
n=3 (Parylene)
Zhou et al. [11] Si0 2 K=3.6 Pentacene Photo. 1 N
SiN n.=7 (PVA7 ,
Parylene)
Kane et al. [12] SiO 2 K=3.6 Pentacene Photo. 1 (Y)(Y)
(PVA)
Wang et a.d [13] SiO 2 n=3.6 CuPc Photo. 1 N
(PVP)
Sung et al. [14] Si0 2 r.=3.6 TIPS- None 1 (Y)(Y)
Pentacene
Continued on next page
I poly-4-vinyphenol 2 Not Specified 3 Yes 4 poly(9,9-dioctylfluoreneco-bithiophene) 5 No
6 poly(vinylidene fluoride/trifluoroethylene) ' polyvinyl alcohol
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TABLE 6.1: State of the Art for Low Voltage OTFT and Circuits (cont.)
Source Dielectric Semi. Patt. (I)? #VT (I)(C)?
Jia et al. [15] SiO 2 n=3.6 P3HT5  Photo. 1 N
(Parylene,
A12 0 3 )
Fukuda et al. [16] Al0, SAM9 DNTT lu NS 1 (Y)(Y)
Koo et al. [17] Al 2 03 n=8 Pentacene NS 2 (?)(Y)
ZrO 2 K=24
Koo et al. [2] Al 2 03 N=8 Pentacene NS 1 (?)(Y)
HMDS
Klauk et al. [18] Al0. .=9 Pentacene, Shadow 2 (Y)(Y)
SAM"1 n=2.5 F16CuPc1 2  Mask
Shang et al. [1] Al 20 3 K=8 Pentacene NS 1 (Y)(Y)
Zhang et al. [19] HfO2 n=14.9 Pentacene NS (N)2 N
ODPA13
Shang et al. [20] ZrO 2 n=22 CuPc'3  NS (N)2 N
PMMA14
n=2.6
Choi et al. [21] BZNib n=50 Pentacene Shadow 2 (?)(Y)
Mask
Chia-Yu et al. BST-" Pentacene NS 1 N
[22] .=15.57
Han et al. [23] SBT" n=50 P-3HT NS 1 (N)(Y)
Liang et al. [24] Ta2 0 5 K=17 Pentacene NS (N)Many N
Majewski et al. TiO2 n=21 Pentacene NS 1 N
[25] PAMS19
This Work BZN n=40 Pentacene Photo. 2 (Y)(Y)
(Parylene)
Technical Approach
As reported by Choi et al., BZN (Bii.5Zn1Nbi. 5 0 7 ) based OTFTs not only operate at
low voltages but the threshold voltage can be shifted from depletion-mode (VT >OV)
to enhancement-mode (VT <OV) with the application of a parylene-C surface treat-
ment [21]. While single stage inverters were demonstrated, the fabrication methods
were not suitable for realizing circuits with higher complexity and more than one logic
gate, such as a ring oscillator. This dissertation builds on the work of Choi et al. [21],
by using photolithography as opposed to shadow masking, thereby allowing scalabil-
ity, precision, and reproducibility via a photolithographic patterning process inspired
by devices and circuits reported by Nausieda et al. [5] and Kymissis et al. [26]. The
reported circuits serve as a proof of concept that fully functioning integrated circuits
8 poly (3-hexylthiophene) 9 n-tetradecylphosphonic acid 10 dinaphtho[2,3-b:2,3-f]thieno[3,2-b
thiophene 11 n-octadecylphosphonic acid) 12 hexadecafluorophthalocyaninatocopper is octade-
cylphosphonic acid " poly(methyl methacrylate) 15 copper phthalocyanine 16 Bii. 5Zn 1Nb 1.50 7
17 Bai.2 Tio.8 0 3 "I SrBi2Ta2O9 19 poly(a-methlystyrene)
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can be built with the high-r BZN gate insulator and VT shifting surface treatments.
Improvements are proposed to realize the full potential of the technology regarding
low voltage operation.
6.2 ELECTRICAL CHARACTERIZATION
of TFTS
In this section, the parameters low voltage OTFTs fabricated with the previously
mentioned processes (Chapters 4 and 5) and materials (Chapter 2) will be discussed.
6.2.1 Raw Data, Extracted Parameters, and Observations
Output and Transfer Characteristics
Electrical characterization was done in a dark, ambient atmosphere with an Agi-
lent 4156C Semiconductor Parameter Analyzer at room temperature. Examples of
completed OTFTs are shown in Figure 6-2. The Si Long Channel MOSFET model
suggests that ID should scale linearly with the channel width (Figure 6-3) and lin-
early with the inverse of the channel length (L) (Figure 6-4), which is the case for this
Parylene Surface
Treatment
Ir
FIGURE 6-1: Insulators stacks explored low voltage OTFTs
FIGURE 6-2: Top View of Real OTFTs. Channel Length (L), Channel Width (W), Gate, Source,
Drain, and Semiconductor are defined. Channel Lengths (L) 25 pm, 20 pm, 15 pm, 10 pm all having
a Channel Width (W) of 500 pm.
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technology. Functional TFTs where fabricated from both BZN and pBZN insulators.
9 0.7
8 0.6
6 0.5
Width Increases Width Increases
-- 4 - 0.3
3n V =-5- V =-53-DS .2DS
2 :pBZNBZN 1 o.
-5 0 5 10 -5 0 5
VGS (V) VGS (V)
FIGURE 6-3: Transfer Characteristics for OTFTs with BZN and pBZN insulators at different channel
widths (W)=100, 250, 500, 1000, 1500 pm, channel length (L)=10 pm. ID increases as the channel
width increases.
For the Output Characteristics, VGs is stepped from 0 to -5V in -1V increments while
VDS is swept from 0 to -5 V in -0.25 V increments. Figure 6-5 shows the Transfer
Characteristics for these devices where VDS is stepped from -1 to -5V in -1V in-
crements while VGS is swept forwards and backwards, starting positive, in -0.25 V
increments. Extracted device parameters are summarized in Table 6.2. Parameters
are extracted via methods and equations discussed in Chapter 3. Transfer Charac-
teristics were completed by sweeping VGS forward and backward starting at positive
VGs values. Parameters were extracted on the reverse sweep.
TABLE 6.2: Summary of extracted device parameters for BZN and pBZN based OTFTs. Parameters
are extracted at VGS = -4.5VV and VDS = -5v from the reverse sweep.
PARAMETERS BZN pBZN
Ox Thick (nm) 400 400
20Vy UMM (V) 0.704 -0.71
21V (V) 3.9 0.18
I (cm 2 /Vs) 0.021 0.0047
S (V/dec) 2.4 0.78
SID (V/dec) 0.095 0.095
Dit (cm 2 /eV) 2.21E+13 6.32E+12
20 SLCMM=Si Long Channel MOSFET Model
2 1SLR=Subthreshold Linear Regression
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10 Ur
-0.05
-0.1
-0.15
15 Ur
0
-0.05
-0.1
-0.15
-0.2 .
-5 -4 -3 -2 -1 0
-0.0
-0.
-0.1
-0.-0.2
-5 -4 -3 -2 -1 0
20um
0 !- - - - - - -
5**
1,
-5 -4 -3 -2-1 0
25 um
0
-0.05
-0.1
-0.15
-0.2
-5 -4 -3 -2 -1 0
VDS (V)
10um 15 um 20um 25 um
-0.5
-1
-1.50
-2.5
-31
-5 -4 -3 -2 -1 0
VDS
-3 '
-5 -4 -3 -2 -1 0
(V)
FIGURE 6-4: Output Characteristics for OTFTs with BZN and pBZN insulators at channel lengths
(L)=10, 15, 20 and 25 pm, channel width (W)=500 pm. ID decreases as the channel length increases.
For the BZN based OTFTs, VT >0 V and for the pBZN based OTFTs and VT <0 V.
The pBZN based OTFTs turn off and saturate within the voltage ranges tested. The
BZN devices do not appear to turn off at the most positive VGS values nor saturate
at the most negative VGS values tested. The dielectric breaks down before the device
completely turns off. The BZN devices show a considerable amount of hysteresis.
Hysteresis is a result of mobile charges in the insulator responding to applied electric
fields or being trapped either in the semiconductor or the insulator, such that trans-
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3 -
V=-5V
100
21.5D
1 A< <
0.5 B.
10---
0
-5 0 5 10 -5 0 5 10
VGS (V) VGS (V)
FIGURE 6-5: Transfer Characteristics for BZN (solid line) and pBZN (dashed line) insulators. (A)
(linear) ID vs. VGS (B) (semilog) ID vs. VGS. The channel length (L) = 10 pm and the channel
width (W) = 500 pm.
port properties (VT and p) are affected. This trapping is temporary and depends how
the devices are measured. From Figure 6-5, the pBZN based OTFTs have very little
hysteresis which compared to the BZN devices. This suggests, the mobile charges
causing the hysteresis are on the insulator surface and that the parylene-C surface
treatment immobilizes the mobile charges and/or passivates the traps associated with
these charges.
Band Diagrams
To construct a equilibrium band diagram for the BZN and pBZN based OTFTs, the
states of the channel (accumulated or depleted) must be known at VGS=O V. The Out-
put and Transfer Characteristics from the last section reveal the BZN based OTFTs
to be accumulated at VGS=O V while the pBZN based OTFTs are depleted at VGS=0
V. For both insulators, there are interface states at the insulators/semiconductor in-
terfaces. This will create a discontinuity in the electric field at this interface. The
discontinuity will be determined by the magnitude and sign on the charges at the
interface. More specifically, slope of the conduction or valence band in the insulators
will not match the slope of the HOMO or LUMO level in the pentacene adjacent
to the semiconductor/insulator interface. The Time-Zero Dielectric Breakdown mea-
surements in Chapter 7 revealed the band offset between BZN and Au to be -1 eV.
Last, literature reports the electronic properties (electron affinity, band gap, work
function) of Au, BZN, parylene-C and pentacene as discussed in Chapter 2 and are
illustrated in Figure 8-7. Knowing the state of the channel, band offsets, and fun-
damental electronic material properties, band diagrams for BZN and pBZN based
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OTFTs are qualitatively proposed in Figures 6-7, and 6-8.
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FIGURE 6-6: Energyband levels for the materials used to build devices in this work.
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BZN MIS Structure
VACUUM
8ZN
FIGURE 6-7: Band diagram of the BZN MIS capacitor
pBZN MIS Structure
VACUUM
>W
5,~1eV
Gold
Discontinuity in the electric feld.
The insulator/semiconductor in-
terface is likely positively charged
*
a'
El
a'
BZN~
Pentacene
This shows
depletion
Parylene-C
FIGURE 6-8: Band diagram of the pBZN MIS capacitor
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Effect of Parylene-C Encapsulation
As the encapsulation is only used for patterning the semiconductor, devices were
made without encapsulation and patterning for comparison. The cross sections of
these device are illustrated in Figure 6-9 and the Output and Transfer Characteristics
are shown in Figures 6-10 and 6-11. The parameters are summarized in Table 6.3
and compared to encapsulated and patterned devices.
Unpatterned pBZN Patterned pBZN
Encapsulation (Parylene)
Surface Treatment
(Parylene)
Semiconductor (Pentacene) Semiconductor (Pentacene) Surface Treatment
(Parylene)
Semiconductor (Pentacene)
U
Encapsulation (Parylene)
Semiconductor (Pentacene)
npatterned.2HN Patterned BZ
p- - L 1
I Q
encap
Encapsulation
(Parylene)
++++++++++++ x, xx++ +++++
FIGURE 6-9: Cross sections for devices in Figure 6-11
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BZN
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FIGURE 6-10: Output Characteristics of the BZN and pBZN based devices comparing patterned and
unpatterned devices (A) Unpatterned BZN (B) Unpatterned and Patterned BZN (C) Unpatterned
and Patterned pBZN
2.5
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100
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10-2
10-3
10-4
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10-7
FIGURE 6-11: Transfer Characteristics for BZN (solid line) and pBZN (dashed line) based OTFTs
comparing patterned and unpatterned devices (A) (linear) ID vs. VGs (B) (semilog) ID vs. VGS
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TABLE 6.3: Summary of extracted device parameters of patterned and unpatterned devices with
a channel length (L)=10 pm and a channel width (W)=500 pm. The parameters are extracted at
VGS = -4.5V and VDS = -5V
PARAMETERS BZN BZN pBZN pBZN
Encapsulated? YES NO YES NO
Ox Thick (nm) 400 400 400 400
22vSLUMM (V) 0.72 -1.25 -0.67 -1.31
23VS (V) 6.32 -1.9 -0.27 -1.71
p (cm2/Vs) 0.022 0.0042 0.0047 0.017
S (V/dec) 2.3 2.55 1.06 1.5
22 SLCMM=Si Long Channel MOSFET Model
2 3SLR=Subthreshold Linear Regression
6.2.2 Discussion: Figures of Merit and Effects of Integration
There are several approaches to building TFTs with two distinct threshold voltages.
A similar technology developed by Nausieda et al., showed that threshold voltage can
be controlled selecting gate metals with different work functions (0m) [5]. Wang et
al. showed that VT can be controlled by charges in the back channel of low tempera-
ture lithographically processes ZnO TFT by modulating the semiconductor channel
thicknesses [27]. With the technology reported in this dissertation, different transport
and device properties are achieved in the BZN and pBZN based OTFTs by surface
treatment of the insulator, which effectively modifies the interface states at the insula-
tor/semiconductor interface (Qit), charge trap densities semiconductor bulk (Qsemi),
and the semiconductor/encapsulation interface (Qencap,it), as will be discussed in the
next section. As the surface treatment is organic and the bare BZN insulator is in-
organic, there are different the electronic interactions with pentacene on an organic
surface (pBZN) than pentacene an inorganic surface (BZN). This technology serves
as a pragmatic example of how different electronic interactions (organic-inorganic vs.
organic-organic) can have a definitive impact on critical OTFT device parameters.
Threshold Voltage
The fabrication and expected device parameters are based on results from Choi et al.
[21] and preliminary studies conducted with devices fabricated using shadow masks
for the patterning. The parylene-C encapsulation implemented for photolithographic
patterning in the last step is necessary for integration. For BZN and parylene-C
treated BZN, Choi et al. reported the respective threshold voltages to be 0.1V (BZN)
and -2.2 V (pBZN) with 200 nm of BZN and ~2 nm for the parylene-C surface treat-
ment. The devices in this work which are better suited for large scale integration,
required 400-425 nm of BZN and 1-3 nm for the parylene-C surface treatment, with
a VT=0.7 V for the BZN devices and VT=-0.7 V for the pBZN patterned devices.
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TABLE 6.4: Comparing the VT extracted from OTFTs in this work to Choi et al.
Insulator BZN pBZN Source ofDevice Thickness ( nm) VT VT VT Shift
Choi el al. 200 0.1 V -2.2 V Semiconductor/Insulator Interface
Unpatterned 400-425 nm -1.25 V -1.31 V No Shift
Patterned 400-425 nm 0.7 V -0.7 V Semiconductor/Insulator Interface
and parylene-C encapsulation
For the unpatterned devices, VT=-1.25 V for BZN and VT=-1.31 V for pBZN. For
the unpatterned devices, the threshold voltage is insensitive to the surface treatment.
The devices reported by Choi et al. and the patterned devices in this work have
threshold voltages with the same sign; however, the magnitudes are different. This is
summarized in Table 6.4.
Based on these differences, it is apparent that the parylene-C encapsulation layer used
for patterning, and the thicker insulator leads to a more positive threshold voltage
compared to that reported by Choi et al. Therefore, the encapsulation in addition
to the different insulator/semiconductor interfaces (pentacene on BZN compared to
pentacene on pBZN) give rise to the different threshold voltages in the technology
reported in this chapter. Whereas Choi et al. demonstrated two distinct threshold
voltages based solely on a single insulator/semiconductor interface.
EFFECT OF PARYLENE-C ENCAPSULATION ON THRESHOLD VOLTAGE
The OTFTs reported in this chapter and similar devices reported in literature show
that the encapsulation will change VT. Others have reported a VT shift based on
exposing the back channel to different enviro nments and processing. Specifically,
Jia et al. reported a ~10 V shift in threshold voltage when poly (3-hexylthiophene)
(P3HT) based organic thin film transistors are encapsulated in parylene and A120 3
[15]. Kymissis et al. reported a threshold voltage shift from -3.0 V to +2.5 V upon
encapsulation and patterning [26]. In both cases, the shift is attributed to uninten-
tional doping. Further, Wang et al. reports that unintentional doping can shift VT
[28]. Moreover, a shift in threshold voltage as a result of the deposition or adsorption
of a material or chemical on the exposed semiconductor back channel is the operat-
ing principle behind OTFT based chemical sensors of which there are many reports
[29, 30, 31, 32, 33, 34].
For these devices, a shift in VT is seen most prominently in the BZN devices. From
Figure 6-11, the parylene-C encapsulation pushes the VT for the BZN devices so
positive that the devices do not turn off before breaking down. Accounting for the
additional bulk charges and interface charges created by the encapsulation process,
the expression for threshold voltage is modified as shown in Equation 6.1. This
expression is derived in Appendix A. Figures 6-9 and 6-12, qualitatively illustrate
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the existence and location of the additional charges in the BZN MIS structure due to
encapsulation.
Source/Drain Electrodes are located at
semiconductor/ insulator interface
Q itQsemi encap,itit sm
gate - C-
Insulator e n -
C1
tox
Qacc=0 at VT emiconductor
FIGURE 6-12: Location and identification of charges in the MIS capacitor.
(nx +±Q +Q.emi+Qencap,it + Qencap\Vr = (4bm - q4s) - (Qoo± ±(6.1)
Where,
OM and 4s: work functions of the gate metal and the semiconductor
Eo: permittivity of free space
n: dielectric constant of the insulator
Qjt: surface charge density at the interface between insulator and the semicon-
ductor.
Qox: charge density per unit volume in the insulator integrated over the thickness
of the insulator. See the Note below.
Qeemi: charge density per unit volume in the semiconductors integrated over the
thickness of the insulator. See the Note below.
Qencap,it: surface charge density at the interface between semiconductor and the
encapsulation.
Qencap: charge density per unit volume in the encapsulation integrated over the
thickness of the encapsulation. See the Note below.
tox: thickness of the insulator
****NOTE: Qox, Qaemi, and Qencap are not sheet charges. They are the results to integrating
charge volume density (p) over the thickness (t) of each respective region. By considering locations
at interfaces, Qox, Qeemz, and Qencar can be treated as sheet charges mathematically as indicated.
See Appendix A for more detail.
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Mobility
The extracted mobility of the BZN and pBZN OTFTs reported in this work is com-
parable to values reported by other researchers with devices using a high-s insulators.
These values range from 10-1 - 10-2 cm 2/Vs [35]. The mobility for this technology is
sensitive to the patterning process; specifically both the temperature generated from
the bakeout step and 02 plasma etch and from the parylene-C encapsulation.
BAKING AND 02 PLASMA ETCH FOR SEMICONDUCTOR PATTERNING
Figure 6-13 shows that the heat generated from the bakeout during photolithography
is detrimental to device performance, specifically lowering mobility. This decrease
in mobility is attributed to the increase in the amount of bulk phase in pentacene.
There are other reports indicating that the heat treatment of pentacene degrades
mobility. It has been suggested that a shorter bake time at a higher temperature
or a longer time at a lower temperature may minimize this degradation [36, 37, 38].
Using a photoresist that does not require a bake may minimize this degradation,
however the heat generated in the 02 plasma etch process is unavoidable. Last,
though not investigated in this work, the 02 plasma etch itself may detrimental to
device performance [39].
Before Heat
0.8
< 0.6
VDS =-5V
0.4
0.2
0 After Heat
-5 -4 -3 -2 -1 0 1 2
VGS (V)
FIGURE 6-13: Mobility degrades as a result of the heating during photolithography for pBZN
surface. Channel Length (L)=5pm Channel Width (W)=500pm
EFFECT OF PARYLENE-C ENCAPSULATION ON MOBILITY
Figure 6-11 shows that before encapsulation and patterning the pBZN based OTFTs
have a higher mobility than the BZN based OTFTs, which agrees with literature [40].
Comparing these to devices that have been encapsulated and patterned, the mobility
of the BZN based OTFTs increase by an order of magnitude while the mobility of
the pBZN based OTFTs decreases as predicted with the processing demands (heat
from bakeout and etching) of this step. Again, Jia et al. [15] and Kymissis et al. [26]
attribute the threshold voltage shift to unintentional doping of the semiconductor;
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however they did not report dramatic changes in mobility. As discussed in Chapter
2, pentacene grain structure effects mobility, and the encapsulation may be altering
the occupancy of charge traps at the grain boundaries (Q8emi). Wang et al. report
that traps in grain boundaries degrade charge transport. [41] while Yogev et al. re-
ports that the effect of traps in grain boundaries on charge transport is not clear [42].
Further, investigations should be conducted to determine if charge traps in the grain
boundaries are contributing to the change in mobility in devices.
Subthreshold Swing (S)
Quasi-static Capacitance-Voltage measurements suggest that the channel of the BZN
based OTFTs do not deplete despite the fact that the OTFT is not "on". This
is shown in Figure 6-14. As expected, the extracted subthreshold swing for the
BZN based OTFTs is larger than the pBZN based OTFTs suggesting more interface
states and charge trapping. Note that the patterned BZN devices cannot be turned
off completely, therefore the extraction of S is limited and may not be completely
indicative of the actual subthreshold slope. However it is still likely that S for BZN
is larger than S for pBZN as is the case for the unpatterned devices.
Patterned and Encapsulated
BZN pBZN
20 16 _- _- --
19- 15
18 14
- 17- 3
0.16 12
U 15 111-
14' 10:
13 9
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VGS (V) VGS (V)
Unpatterned
BZN pBZN
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FIGURE 6-14: Quasi-static Capacitance-Voltage measurements for patterned and unpatterned BZN
and pBZN based OTFTs. The channel length (L)=15pm and channel width (W)=500pm
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EFFECT OF PARYLENE-C ENCAPSULATION ON SUBSTHRESHOLD SWING
Though it is not clear how the encapsulation is changing charge transport in the
devices, the larger hysteresis in the patterned BZN based OTFTs and the change
in VT with encapsulation indicates more charge traps in the semiconductor or at
the semiconductor/insulator interface. Such a hysteresis has been seen with similar
pentacene-based OTFT systems featuring organic surface treatments on high-i di-
electrics [43] and is linked to trapping at the semiconductor/insulator interface. As a
result, S should increase as a result of the encapsulation as a larger VGS is needed to
release the trapped charges and deplete the channel. For the unpatterned devices, S
appears to be larger compared to the patterned devices. This is likely due to the lack
of semiconductor patterning. In Figure 6-14, the CV curves are the same for both
the unpatterned BZN and pBZN based OTFTs despite clear differences in transport
behavior shown in Figure 6-11. As there is current leakage path from the source and
drain electrodes to the gate electrode, this calls into question the validity of the quasi-
static CV measurement from these unpatterned devices. Further investigations should
be performed to evaluate if and how the encapsulation affects the subthreshold swing.
Summary of Effects of Encapsulation
In reference to Equation 6.1, Qj, Qsemi, Qencap,Ut and Qm,ap give rise to the differ-
ence in VT between OTFTs based on the BZN and pBZN. These charge densities
can be related to the grain structure of pentacene on BZN compared to pBZN as
shown in Figure 6-15 and which is mediated by the difference in the chemical nature
of the insulator surface (organic vs. inorganic) and its interaction with pentacene
(organic/organic vs. inorganic/organic).
Pentacene BZN AFTER Heat Pentacene on pBZN AFTER Heat
FIGURE 6-15: AFM images for Pentacene on BZN (rms roughness 9.4 nm) and pBZN (rms roughness
4.0 nm). Pentacene on BZN has a larger roughness (rms) due to the elevated, elongated needlelike
structures resting on the larger grains on pentacene. The different grain structure of pentacene on
the two different surfaces suggest a different Q,,m; for each.
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* Qjt: It is clear from surface energy and subthreshold slope extraction from both
patterned and unpatterned devices that Qjt is different for these two insulators.
Extracted Dit values from Table 6.2 suggest that there is a least four times as
many interface states in the BZN based devices compared to the pBZN.
* Qsemi: Pentacene on BZN and pentacene on pBZN have different grain struc-
tures. AFMs (Figure 6-15 reveal that pentacene grown on BZN to be more ram-
ified and show poor grain connectivity compared to pBZN. As grain boundaries
can trap charge [42], Q,emi, cannot be expected to be the same for pentacene
on BZN and pBZN. Further, this may relate to or confirm the unintentional
doping reported by Kymissis et al. and [26] and Jia et al. [15].
" Qe,2,,t: With the different grain structures and likely growth modes (2D for
pentacene on BZN and 3D for pentacene on pBZN), the roughness of the back
channel is different for pentacene on BZN compared to pentacene on pBZN as in-
dicated in Figure 6-15. Therefore, the area of the semiconductors/encapsulation
interface will most likely be different for pentacene on BZN compared to pen-
tacene on pBZN. This implies that Qesm,,it is different for pentacene on BZN
compared to pBZN.
" Qe,: The surface kinetics for thin film growth may or may not impact how
parylene-C grows on different grain structures of pentacene. Beyond this, little
evidence suggests that Qenap is different for BZN and pBZN based OTFTs.
Reliability of BZN-Based Devices
Despite the relativley large value of 400-425 nm of BZN for the insulator thickness
(t.), it was observed that both the BZN and the pBZN based OTFTs were suscep-
tible to dielectric breakdown at low voltages. This is shown in Figure 6-16 (A).
This breakdown is evident as the gate current (IG) equals the drain current (ID)
shown in Figure 6-16 (A). When VGS >0, this pBZN based OTFT is off. The sus-
tained drain current indicates a short in the gate insulator. The frequency of failures
was not large enough to render this device technology unsuitable for integrated cir-
cuitry which is discussed in the next section.
Next, the threshold voltage for the BZN based devices is unstable due to trap gener-
ation when a bias is applied between the gate and the source. Figure 6-16 (B) shows
how the VT shift can occur without intentionally stressing. In this case, the shift in
the threshold voltage of the BZN devices depends on the range of gate voltage ap-
plied during the sweep. Starting the sweep at a more positive gate voltage, shifts the
threshold voltage positive by -4V using the Subthreshold Linear Regression method
to extracting threshold voltage. Figure 6-16 (B) clearly shows that the VT of the BZN
devices shifts quite substantially however the pBZN device show little to no shift.
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FIGURE 6-16: The reliability of BZN and pBZN based OTFTs. (A) The gate insulator breaks down
creating a short from the gate to the drain electrode. (B) VT shift depends on range of VGS swept.
The shift is due to substantial charge trap generation in the insulator as a part of the break down
process.
Results from Time-Zero Dielectric Breakdown (TZDB) and Time-Dependent Dielec-
tric Breakdown (TDDB) studies show significant trap generation at device operating
voltages (-5 V to 10 V (VDs) and -5 V to 0 V (VGs)) and breakdown at low (<15V)
voltages. These results will be discussed in Chapter 7. Despite these reliability issues,
these devices can still be successfully integrated into circuits.
6.3 INTEGRATED CIRCUITS
A depletion-load inverter and an 11-stage ring oscillator are used to illustrate the
efficacy of building integrated circuits with this high-K, dual VT OTFT technology.
These circuits require two or more fully operating OTFTs. This is the first report
of a fully integrated circuits based on OTFTs with a high-K gate insulator and two
distinct threshold voltages in one technology.
6.3.1 Logic Inverters
Principles of Operation
The most basic building block for all digital circuits is the inverter, which inverts
voltage level at the output relative to the input. More specifically, the logical func-
tion of the inverter is to have a high voltage state at the output (VOUT) when the
voltage at the input is (VIN) is low or have a low voltage state at VOUT when VIN
is high. As pentacene currently cannot be doped with long term stability, CMOS
logic (inverter based on one p-type FET and another n-type FET) with pentacene
is currently impossible. Integrating an enhancement mode (driver) TFTs (VT <0
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FIGURE 6-17: Circuit diagram of depletion-load
inverters FIGURE 6-18: Top view of E/D inverters
V) and a depletion mode (load) TFTs (VT >0 V) wired as shown in Figure 6-17
and Figure 6-18 is commonly used to build E/D (enhancement/depletion) logic gates
when CMOS is not possible. This approach preceded CMOS as the first set of mi-
croprocessors were built with E/D technology. From Figure 6-17, CLOAD represents
the capacitance at VOUT imposed by instrumentation (Agilent 4156C Semiconductor
Parameter Analyzer) or subsequent logic gates and associated wiring. For the BZN
and pBZN technology, the pBZN based OTFT is the driver and BZN based OTFT
is the load, hence depletion-load.
Low to High
The voltage at VIN is connected to the gate of the driver OTFT and VOUT is con-
nected to the gate and source of the load OTFT as shown in Figure 6-17. The voltage
at VOUT, is set by the charge delivered to the CLOAD (Q=CV), through the current
supplied by the driver (enhancement TFT). For the driver, VGS=VIN-VDD. Therefore,
when VIN=O, VGS=-VDD. If this is beyond threshold, the driver is "on" and a current
is delivered to ground where CLOAD is charged in parallel. The voltage on CLOAD
or VOUT equals the voltage dropped (VDs) across the load (in depletion) TFT where
VGS=O. As VT >0, this device is always conducting. Ideally, when VIN=OV the load
has a larger resistance than the driver, such that the voltage dropped is large (V=IR)
or VOUT is high. This is illustrated at point I in Figure 6-20.
142
6.3. INTEGRATED CIRCUITS
V 
VD 
D
\- VIN D
D VIN DD
V0 =Low
- Cld Simplified
High to Low
DRIVER is NonConductive
< OV
VOUT=Low
LOAD allows to
C,,,d discharge
LOAD is Conductive
is Conductive
V =High
OUT=h Simplified
Low to High
V ,=VDVOUTv DO
C load DRIVER Keeps
C charged
VT
FIGURE 6-19: Summary of voltage states of the logic inverter circuit
High to Low
When VIN=VDD, VGs=OV for the driver. As VT <0, the driver OTFT will turn
"off'. With the driver OTFT "off", and the load OTFT "on", CLOAD discharges,
and VOUT=OV. This is illustrated at point V in Figure 6-20. The different voltage
conditions are summarized in Figure 6-19 and typical voltage transfer characteristics
are shown in Figure 6-20. The trip point (point III in Figure 6-20) for the circuit is
when VIN=VOUT-
Expressions for relevant logic inverter parameters can be found in Equations 6.2
through 6.5 [44] and are illustrated in Figure 6-20. The parameter kl'd,drive,, essen-
tially represents the conductivity of the load OTFT or driver OTFT. Gain (A,) is a
measure of how effectively the inverter to changes the signal from the input to the
output. It is desirable to maximize this parameter at the voltage trip point and mini-
mize it at the stable output voltages i.e. VH and VL. The noise margin low (NML) is
the amount by which VIN can be above is lowest voltage (VL) and still be interpreted
as a low condition. Accordingly, the noise margin high NMH is the amount by which
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VIN can be below the maximum voltage (VMAX) and still be interpreted as a high
condition. It is desirable to maximize both noise margins. Ideally, the voltage at
which the circuit inverts is the VM and is located at the midpoint between high volt-
age condition and low voltage condition (VIN = VDD/ 2 and VOUT = VDD/ 2 ). With
a wide load OTFT, C LOAD will charge slow as more current will flow to ground as
opposed to supplying charge to CLOAD. This will lower the gain, which is undesir-
able. However, with Vas=O for the depletion-load, increasing the width will reduce
the low voltage condition at VOUT making it closer to ground. This will increase noise
margins, which is desirable. With such design tradeoffs, it is most optimal to change
the width of the driver (kdi,,,.) as opposed to the width of the load (kiod) to optimize
circuit performance. For more details regarding digital circuits, refer to Howe and
Sodini [44].
VOUT non-ideal
v 
-
VH
vH
0 VL vI VIH VH
Voltage Transfer Characteristic
VIN
v IL
VOL
VL
v
non-ideal
V
I I
NMH
TNML
ideal
VIN OUT IN
1
0
0
1
0
Graphical Representation of
Logic States in Voltage Inverter
FIGURE 6-20: Defining performance parameters for logic inverter [45].
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k load, =- I load, Cx load, (6.2)
driver river ariver 'driver
kdriver
VT,load + (VDD + VT,driver)
VM = (6.3)
kdriver
kload
NML =VIL -VOL (6.4)
NMH =VOH - VIH (6.5)
gain = -(gm,load + gm,driver) (r d (6.6)
Where,
BID
gm load, = (6.7)
'river &VGS
19VDS
r 0oa = (6.8)
drive'r aID,sat load,
'driver
Where,
VIL: maximum input voltage for low input logic state where VOH is the matching
output voltage
VIH: minimum input voltage for high input logic state where VOL is the matching
output voltage
A, (gain): the efficiency that the inverter to changes the signal from the input to
the output
VMAX: VOUT at VIN=OV
VL: VOUT at VIN > VDD
VM: location on the voltage transfer characteristics where VIN = VOUT, or trip
point
VDD: supply voltage
NML: the amount by which VIN can be above VL and still be interpreted as a
low condition
NMH: the amount by which VIN can be below VMAX and still be interpreted as
a high condition
Figure 6-21 illustrates a graphical method of choosing size for the load OTFT and
driver OTFT. Mapping the load line (where VGS=O V for the load OTFT) onto the
output characteristics of the driver OTFT and noting where they intersect reveals
the value of VOUT at a given VIN or the inverter voltage transfer characteristic. By
selecting the width (W) and length (L) of the driver (kdriver) and load (kid) , VM,
noise margins, and gain of the inverter can be optimized. It should be noted that
the depletion-load gives a lower low voltage condition, compared to a resistive load,
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FIGURE 6-21: Determining driver and load sizes (W/L) (A) Output Characteristic for enhancement-
mode OTFT and load line for a depletion-mode OTFT and (B) Voltage transfer characteristics for
a depletion-load inverter
therefore larger noise margins.
Electrical Characterization
Actual voltage transfer characteristics for logic inverters fabricated from OTFT with
the BZN and pBZN insulators are shown in Figures 6-22 and 6-23. As discussed in
the last section, the BZN devices do not saturate within the operable voltage ranges
tested and have relatively large mobility due to the encapsulation. As these coun-
terintuitive device properties are not completely understood, W and L were selected
from conventional values (W=100 pm) with the addition of circuits with larger driver
widths (1000 pam) to assess the counterintuitive carrier transport in the BZN devices.
Therefore, the sizes of the driver and load OTFTs for these inverters are not opti-
mized, though the logic inverter still inverts voltage.
Observing the difference in performance between Figure 6-22 and Figure 6-23, it can
be appreciated how having a precise and reproducible patterning method available
(photolithography) can improve performance. By simply using a wider driver, (1000
Im in Figure 6-23 opposed to 100 pim in Figure 6-22) we obtain better gain and larger
noise margins at a lower supply voltage. Fundamentally, the wider driver is able to
charge CLOAD faster than the load will allow CLOAD to discharge.
Beyond the VDD reported in Figures 6-22 and 6-23, there was not good agreement
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FIGURE 6-22: Transfer Characteristic for depletion-load inverter for E/D logic. The driver is sized
100 pm wide with a 10 pm channel length. The load is sized 20 pm wide with and 10 pm channel.
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FIGURE 6-23: Transfer Characteristic for depletion-load inverter for E/D logic. The driver is sized
1000 pm wide with a 10 pm channel length. The load is sized 20 pm wide with and 10 pm channel.
with predicted values. This is believed to be a result of the shift in VT caused by
trap generation in the dielectric, specifically in the BZN devices discussed in the
previous section. At a larger VDD, the threshold voltage shifts positive in the BZN
based OTFTs, the load is more conductive. As a result, VoH will be lower when
VIN is at its low voltage state than if VT had not shifted. Redesigning the circuit
to operate at a lower voltage (VDD < 5V) by using a larger driver width will fix
this issue. Further the negative noise margins (NMH) reported at the supply voltage
(VDD) suggests that such operating conditions are not ideal for more complex circuits
containing more logic gates. A larger VDD must be used to obtain positive noise mar-
gins which creates more unpredictability in OTFT performance due to the shifting VT.
A key innovation and advantage with this technology is that two distinct threshold
voltages can be integrated on the same wafer. Cantatore et al. report that using a
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negative threshold voltage for the driver (pBZN in this dissertation) will improve both
symmetry and noise margins [71. Figure 6-24 compares the transfer characteristics
of an inverter consisting of two TFTs with the same threshold voltage (Enhance-
ment/Enhancement (E/E) Inverter) to an inverter consisting of two OTFTs with two
different threshold voltages threshold voltages (Enhancement/Depletion (E/D) In-
verter). Using two distinct threshold voltages results in better noise margins, a more
symmetric VM [71, a smaller VL without sacrificing gain in agreement with Cantatore
et al. These parameters are summarized in Table 6.5.
1 2 3 4 5 6
VIN (V)
v,=v
VN G
G
VL
7 8 V
FIGURE 6-24: Transfer Characteristics comparing an Enhancement/Enhancement (E/E) Inverter
to a Enhancement/Depletion (E/D) Inverter with VDD=10 V. For both circuits, the channel width
of the driver is 100 pm and the width of the load is 5 jim. For all TFTs the channel length is 10
pm. The E/D inverter shows better noise margins, a lower VM, a smaller VL without sacrificing
gain. This is summarized in Table 6.5.
TABLE 6.5: Comparing parameters of an E/E inverter to an E/D inverter of equal size. The VDD
= 10 V and channel length = 10 pm
Inverter E/D E/E
Driver Width (pm) 100 100
Load Width (prm) 5 5
VM (V) 3.4 4.9
Gain 1.4 1.4
NML (V) 0.2 2.9
NMH (V) 0.5 -2.2
VL (V) 0.2 1.2
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6.3.2 Ring Oscillator
Principles of Operation
A ring oscillator is a simple circuit consisting of an odd number of inverters in a chain
where the input (B) of one inverter (VIN) is connected to the output (A) (VouT) of
the inverter preceding it as shown in Figure 6-25. The output of the last inverter (D)
in the chain is fed back (E) to the input of the first inverter (C) forming ring. The
ring oscillator provides a simple way of examining the speed and energy consumption
of this low voltage OTFT technology.
As was mentioned in the previous section, a voltage at VOUT, is set by the charge
delivered to CLOAD. The charging of this capacitor is not instantaneous which causes
a signal delay at each stage of inverters in the ring. Therefore, a low VIN at the be-
ginning of the chain will not register a high VOUT at the end of the chain immediately.
Exploiting this delay, connecting VIN at beginning of the chain to VOUT at the end of
the chain will create an oscillation in the signal at VOUT, where the frequency of the
oscillation is determined by the delay of each stage as can be shown with Equation
6.14. The delay of each stage (tp) is related to kload,driver and Co. and is in equations
Equations 6.10, 6.11, and 6.12.
CLOAD = CG ± CP ± Cwire (6.9)
(CG + C)Vo
tPHL = 2 (6-10)
2 (VDD - VT,load)2
VO H(C+Cp)-
tPLH = 2 (6.11)
2 (VDD - VTdriver)
2
tp = tPHL + tPLH (6.12)
2
Period = 2 x Number of stages x tp (6.13)
1 1fosc (6.14)Period (2 x Number of stages x tp)
PDiss. = (CG ± CP)VD fosc (6.15)
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Where,
CLOAD: capacitance at the output node of the inverter
CG: capacitance of gate insulator (Co,) excluding overlap capacitance Cp
Cp: the source/drain electrode gate electrode overlap capacitance
Cwire: capacitance of interconnects
tPHL: time it takes for VOUT to discharge from VMAX to VMAX1 2
tPLH time it takes for VOUT to charge from VMAX1 2 to VMAX
fc,: frequency of oscillation a ring oscillator
PDiss.: Power dissipation of the ring oscillator
Electrical Characterization
The ring oscillators fabricated consists of 11 inverters with an integrated buffer, to-
taling 26 OTFTs. The output for this ring oscillator is shown in Figure 6-26. As the
delay time for the ring oscillator is inherently dependent on the transient behavior
of the logic inverters and the OTFTs it consists of, a fully functional ring oscillator
would match the oscillation frequency predicted from discreet OTFT parameters. As
shown in Figure 6-16 B, the threshold voltage shifts to more positive values when the
sweep is started at a more positive values, which are comparable to the supply volt-
age for the ring oscillator. By accounting for this shift in threshold voltage (~4 V),
the experimental values match better to predicted values. The parameters reported
in Table 6.6 show reasonable agreement with predicted values and confirms that all
OTFTs in the ring oscillator shown in Figure 6-26 and 6-25 are working as designed.
TABLE 6.6: Performance of 11-stage Ring Oscillator
Amplitude(V) 8.8
Stages 11
Buffer Integrated
VDD(V) 12
CLOAD (pF) 4.8
Pred. [] Pred. with
Vr adjusted Exp.
VMAX(V) 9.7 9.7 9.1
tp(psec) 92 154 132
fo.c(Hz) 496 296 345
PDB..(ptW) 0.34 0.20 0.24
Several functional ring oscillators were found on a wafer. However, they tended to
breakdown if tested for long times (10-20 sec) at the higher supply voltages (VDD)
needed achieve oscillation due to the load/driver size mismatch. As will be reported
in the next chapter, this technology is unstable beyond -10 V (VGS).
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6.4 CONCLUSION
The technology reported in this chapter combines multiple innovations demonstrated
to improve OTFT performance separately into one complete technology. This sys-
tem features a high- gate insulator and the full integration of two distinct threshold
voltages with a low temperature process and patterned semiconductor layer. The
logic inverters and ring oscillators serve to prove that this technology is feasible for
VLSI. When compared to similar technologies as in Table 6.7, this technology shows
comparable performance in propagation delay time. Again as this is a demonstration
to illustrate the feasibility of this technology, the circuit sizes (W and L) are not
optimized for competitive performance with other performance parameters. Specif-
ically, it is likely that VDD can be decreased without sacrificing propagation delay
and increasing gain and noise margins by increasing the size of the driver width, as
was shown with Figure 6-22 and Figure 6-23. Further, these results suggest that this
technology would be better suited for applications where large amounts of charge
must be delivered quickly at low voltages, such as a portable LED display.
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TABLE 6.7: Comparison of the performance of OTFT based digital circuits.
Source This Work Shang Nausieda Cantatore
et al. [1] et al. [5] et al. [7]
Inverter Load Depletion Enhancement Depletion Zero VGS
DriverVT (V) 
-0.7 0.3 
-0.5 2.5Load Vr (V) 0.7 *_0.1 '
Driver pi (cm 2/Vs) 0.0047 0.16 0.02 0.0125
Load y (cm 2 /Vs) 0.021 0.16 0.02 0.0125
Driver S (V/dec) 0.78 NS2 4  NS SmallLoad S (V/dec) 2.4
VDD (V) 12 5 3 30
Gain 4(estimated) 12 7 NS
Patterning Photo. NS Photo. Photo.
Insulator BZN A12 0 3  parylene-C PVP
K 40 8 3.15 3.6
# of Stages 11 5 11 NS
tp (ns) 0.132 0.125 27 NS
f.c (Hz) 345 800 1.5 NS
Static Current 53nA 10nA 480fA NS
VDD=10 V VDD=5 V VDD= 3 V
Static Power 530 500 1 NS(nW)
24Not Specified
6.5 SUMMARY
The relevant findings if in this chapter are summarized below.
DISCREET TRANSISTORS
" Functional and reproducible OTFTs have been made.
" BZN and pBZN based OTFTs are completely integrated and energy band
diagrams are proposed
" The encapsulation in addition to surface treatments gives rise to the dif-
ference in VT as opposed to solely surface treatments as demonstrated by
Choi et al. Three additional terms (Qsemi, Qencap,it, and Qencap) are added
to the expression for VT as a result of the encapsulations process. This sort
of encapsulation has been linked in unintentional doping of the pentacene
films shifting the VT and altering the mobility in similar devices reported
in literature.
" Heat associated with the patterning process degrades pentacene perfor-
mance due to the appearance more bulk phase pentacene, which has lower
carrier mobility.
" Devices show signs of substantial trap generation with occasional failure
at low operating voltages.
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" Functional and reproducible integrated circuits are demonstrated (logic
inverter and ring oscillator) and shows that this technology is feasible for
VLSI.
" The circuits showed reasonable agreement with predictions.
" The deviations from predictions are mostly likely due trap generation lead-
ing to breakdown in the dielectric.
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Chapter 7
A Study of Breakdown in
(Bii. 5 Zni.oNbi. 5 0 7 .0 )
7.1 MOTIVATION
Beyond a proof of concept, gate insulators must prove to be reliable to be suitable for
large scale integration. Chapter 6 showed BZN is effective in lowering the operating
voltage in OTFTs because of its high dielectric constant. However it's acceptance
in OTFTs is limited due reliability issues emanating from high gate leakage and low
breakdown fields in films deposited at room temperature [1, 2, 3].
Investigators have addressed current leakage issues by fabricating composite insu-
lators which incorporate larger bandgap insulators [1] and to control parasitic trap
assisted transport [3] in BZN. In Chapter 6, large gate currents were minimized by
simply using a thicker gate insulator.
However, an assessment of how reliable BZN is as a gate insulator is lacking. Dielec-
tric breakdown has a statistical nature. Breakdown resistance is determined by weak-
nesses that are randomly distributed in at material; not by the average of a property
distributed through a material. Hori writes in regards to dielectric breakdown, "This
may require researchers to have a statistical way of thinking" [4]. Thus, dielectric
breakdown in BZN is studied by widely accepted stress measurements that determine
breakdown conditions with statistical significance. The results from these investigat-
tion will support and elucidate leakage mechanisms in BZN, and to determine how
the material can be used for large scale integration. Dielectric constant, time de-
pendent dielectric breakdown (TDDB) and time-zero dielectric breakdown (TZDB)
measurements of BZN-based MIM capacitors were conducted to study breakdown as
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a function of constant DC current stress polarity, dielectric thickness, temperature,
and surface treatments.
This chapter reveals that breakdown in BZN occurs by trap generation where break-
down is likely beyond a trap density of 1.5 x 1017 cm-3. This trap generation is
recoverable and gives rise to another conduction mechanism which renders the di-
electric non-insulating, which was also found by Cho et al. [3]. Prior to breakdown,
current flows through the dielectric via Schottky emission. Barrier heights for Schot-
tky emission are extracted from current-voltage behavior prior to breakdown such
that complete energy band diagrams can be proposed. Further, the conclusions re-
garding how breakdown is affected by stress polarity, dielectric thickness, and surface
treatments can be made with statistical certainty.
7.2 FABRICATION OF CAPACITORS
Rectangular MIM capacitors of length 500 pm and width 10 pm were used for these
investigations. This geometry mimics that of source/drain to gate overlap in the
OTFTs described in Chapters 6 and 8. The process mimics that of the OTFTs built
in this dissertation which demands minimal annealing, surface treatments and expo-
sure to 02 plasma to pattern the surface treatments. An organic surface treatment is
often used to improve charge transport in OTFTs [5]. In the case of BZN, parylene-C
surface treatments are known to shift the threshold voltage in OTFTs [6] and is fully
compatible with patterning and fabrication processes needed to build fully integrated
OTFTs, as was shown in Chapter 5 and 6. This study explored two thicknesses of
BZN (400 nm and 280 nm) and two different top surfaces (bare BZN and -1-3 nm
of parylene on BZN (pBZN)).
Au was deposited by e-Beam evaporation with a Cr adhesion layer and photolitho-
graphically patterned for the bottom electrode on a 100 mm glass wafer. 280 nm of
BZN was next deposited at room temperature by RF sputtering. One half of the wafer
was masked and an additional 120 nm of BZN was then deposited on the unmasked
portion of the wafer bringing the total thickness to 400 nm. Approximately, 1-3 nm
of parylene-C was deposited on the whole wafer and 1/2 of the wafer was exposed
to 02 plasma to etch away the parylene-C surface treatment. Au was deposited by
eBeam evaporation and photolithographically patterned for the top electrode. The
dielectric saw two photolithographic steps subjecting the BZN to 40 minutes of heat-
ing at 95*C, in air. OTFTs were fabricated in a small area of the wafer to verify
that the dielectric was suitable to make devices. Electrical characterization was done
in the dark, in air with an Agilent 4156 Semiconductor Parameter Analyzer and a
Hewlett Packard 4192A Impedance Analyzer. Figure 7-1, summarizes the thicknesses
and parylene-C surface treatments implemented for the MIM capacitors tested. Fig-
ure 7-2 illustrates where each type of capacitor was fabricated on the wafer. Figure
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FIGURE 7-1: Insulators stacks tested for quasistatic capacitance, TZDB, TDDB measurements
Grounded (Au)
400nm 400nm
BZN pBZN Ma
48 tested with +Stress Q8 tested with +- Strest
48tested wit -Stres 48 tested with -Stress > RZN
FIGURE 7-2: Map of 100 mm wafer used for reli-
ability studies. 352 capacitors were measured in
total.
Bias Electrode (Au)
FIGURE 7-3: Example of MIM (400 urn thick
pBZN surface) capacitor used to in these studies.
7-3 illustrates a cross section of the MIM structures that were tested and shows the
locations of the grounded and biasing electrode.
7.3 DIELECTRIC CONSTANT
Quasistatic Capacitance Voltage measurements were used to extract the dielectric
constants (Equation 7.1) from the MIM capacitors. These values are in good agree-
ment with values extracted from the same capacitors at 1 MHz. Figure 7-4 shows
the parylene-C surface treatment changes dielectric constant of the stack less than
variation seen between capacitors with the same insulator. The standard deviation
for all insulators suggests about a 5% variability in the dielectric constant. The thin-
ner insulators appear to have a slightly larger dielectric constant, which may be an
artifact of the larger current leakage through these films.
Equation 7.2 used to determine neff,iaeaL with surface treatment thickness assumed
to be -2 nm. Table 7.1 summarizes the properties of BZN and pBZN from MIM
capacitors.
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FIGURE 7-4: Probability distribution for dielectric constants extracted from 288 MIM capacitors
with Area= 5 x10-5 cm 2 . The dielectric constants of BZN and pBZN are essentially the same, with
a variation of about 5%
= Area x co x K
tox
1 1 1
C CBZN Cpar
tBZN ± tpar
tBZN tpar
KBZN Npar
Where,
C (F/cm2): total capacitance per unit area
CBZN(F/cm 2 ): capacitance per unit area of BZN
Cpar(F/cm 2): capacitance per unit area of parylene-C
tBZN(nm): thickness of BZN
tpar(nm): thickness of parylene-C
i-BZN: dielectric constant of BZN
npar: dielectric constant of parylene-C
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7.4. ELECTRICAL STRESS TESTING AND RESULTS
TABLE 7.1: Extracted dielectric constants and leakage current from 288 MIM capacitors total. 72
MIM capacitors were measured for each dielectric surface and thickness. 5 capacitors were measured
for each dielectric surface and thickness at 1MHz.
_____ ____FCmap f(U ef~d W M J at -0.5V KThickness Surface Fc 2 eff(±o) reff,ju FWHM' nA/cm2  (@1MHz
400 nm BZN 8.89E-8 40 (±1) - 2.4 2.2 39
400 nm pBZN 8.21E-8 37 (i3) 38 7.1 1.7 33
280 nm BZN 1.41E-7 45 (t1) - 2.4 14 44
280 nm pBZN 1.42E-7 45 (±3) 41 7.1 9.4 39
iFull Width Half Max = 2V27Tn7o-
7.4 ELECTRICAL STRESS TESTING
and RESULTS
When an external electric field or current is applied to a solid, electrons will flow
through the solid. The flowing electrons will transfer energy into the solid by collid-
ing with the atoms and/or ions that make up the solid. These collisions create defects
and are referred to as electrical stressing. Breakdown in an insulator occurs when
enough defects are generated to disrupt the atomic arrangement of the atoms and/or
ions holding the solid together. A large rearrangement of the atomic structure will
lead to drastic changes in the electric properties of the material. For the following
experiments, a constant current electrical stress in one study and a ramped voltage
electrical stress in another will be used to induce dielectric breakdown in BZN and
pBZN. From these studies, conditions and mechanisms for dielectric breakdown will
be revealed.
7.4.1 Time-Dependent Dielectric Breakdown (TDDB):
Constant Current Electrical Stress
For this measurement, a constant current is forced through the dielectric while the
voltage necessary to maintain the constant current (VG) is measured as a function of
time. According to Sui6 et al., charge traps are created as a result of this stress. To
keep the stress current constant, the forcing voltage must increase to compensate for
the influence of the increasing number of trapped electrons. With constant current
stressing, there are two notable regions as shown in Figure 7-5. In Region 1, pre-
existing traps are filled with electrons and the forcing voltage evolves exponentially.
As the preexisting traps are filled, the material enters Region 2 where traps are both
generated and filled and the forcing voltage can be approximated to be linear [7]. Ex-
tracted parameters from TDDB measurements are shown in Figure 7-6 and Equation
7.3 through 7.5.
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FIGURE 7-5: Results from TDDB measurements showing two regions of different VG(I) dependence.
Two different capacitors with 400 nm of BZN are stressed, one positive and one negative. Region 1
shows an exponential dependence where preexisting or initial charge traps are filled. Region 2 shows
a linear dependence where new traps are generated and filled.
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FIGURE 7-6: Typical results from TDDB constant current measurements and definition of extracted
properties [8].
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VG(t) = Vexp - ± tW (7.3)
V=P p Uo (7.4)
QBD = tBD X J (7.5)
Where,
VG (V): forcing voltage required to maintain a constant current (Equation 7.3)
V17(V): exponential prefactor
-r(s): characteristic exponential voltage decay time
Wt(Vs-1): linear rate of rise in the forcing voltage
VBD (V): the voltage where the dielectric breaks down
p(crn-3 ): initial trap density (Equation 7.4)
pBD(cm- 3): trap density at breakdown (Equation 7.4)
QBD(Ccm- 2 ): charge delivered until breakdown (Equation 7.5)
To minimize microstructural changes due to joule heating, stress conditions were cho-
sen such that breakdown occurred within 48 seconds. A current stress of ±5pA was
applied to bottom contacts while the top contact was grounded with one measurement
taken every 40 ms. 160 capacitors were measured, 40 for each thickness and surface
with 20 for each polarity. Table 7.2 summarizes the results from TDDB constant
current measurements.
From Figures 7-6 and 7-5, V, Wt, and po, are very sensitive to how the linear fit is
made in Region 2. Further Region 2 can only be approximated as a line if tDB<T
[7]. As studying the breakdown behavior of these insulators is the priority and short
stress times are used, the extraction of V, Wt, and po may not be optimized as r is
unknown for this system. Parameters VBD, tBD, and PBD can be extracted from the
Figure 7-6 with less ambiguity and will be used to reveal breakdown mechanism and
trends.
It was observed that insulators under positive stress broke down at higher field than
under negative stress. Comparing at the same polarity, the pBZN broke down at
higher fields than the BZN. There is no EBD dependence on thickness excluding the
400 nm thick pBZN insulator which indicates a larger EBD.
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TABLE 7.2: Summary of parameters extracted from TDDB constant current measurements.
7.4.2 Time-Zero Dielectric Breakdown (TZDB) and
Temperature
For these measurements, voltage is ramped at fast step rates to prevent time de-
pendent effects. In addition, this measurement offers rapid evaluation of breakdown
behavior [4, 9] hence "Time-Zero". Further, it allows for the extraction of intrinsic
and extrinsic breakdown in the insulator with good resolution [10]. Specific to the
films and tests in this study, the ramp rates for the TZDB and VG rise rates from
TDDB are comparable. Thus, it is likely the two stressing techniques (TDDB and
TZDB) will measure the same breakdown phenomena.
Quasistatic CV measurements were taken before and after stressing. Both posi-
tive and negative biases were applied to bottom contacts while the top contact was
grounded for stressing. The stress voltage was ramped from 0 to ±50 V. The test
conditions are a 2step size of 0.5 V, a 3Hold time of 1 sec., and a 4delay time of
0.1 sec. The capacitors were not functional after stressing. Current-Voltage (I V)
characteristics show that the current increases with voltage. Generally, the pBZN
insulator broke down at a higher voltages compared to the BZN insulator. Results
from the TDDB measurements agree with the TZDB measurements results regarding
the dependence of breakdown voltage on surface treatments, polarity, and thickness.
160 capacitors were measured, 40 for each thickness and surface with 20 for each
polarity.
2 voltage change increment 3 time allowed for the system to settle after starting sweep 4 time
allowed for the system to settle after incrementing voltage
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BZN 400 Stress (-) Stress (+)
QBD(U /cm2) 1.4 (±0.7) 2.0 (±0.5)
-3 2.Ox1O' 7  -2.8x 10'7
pBD(cm 3 ) (±5.7x1016) (±7.0x10'6 )
VBD(V) -7.2 (±2.1) 10 (±2.6)
EBD (M /cm) -0.18(±0.05) 0.25(±0.07)
tDB(sec) 13.7 (±7.1) 19.7 (±5.1)
BZN 280 Stress Stress
QBD(U /cm2) 1.7(±0.8) 1.8(±0.6)
2.3x10'7  -2.8x1017
PBD(cm- 3 ) (±3.6x101 6) (±5.5x1016)
VBD(V) -4.2 (±0.6) 4.9(± 1.0)
EBD (V/cm) -0.15(±0.02) 0.18(±0.04)
tDB(sec) 16.6 (±7.7) 18.5 (±6.2)
pBZN 400 Stress (-) Stress (+)
QBD(PU/cm2) 2.1 (±0.5) 2.3 (±0.5)
-3 3.8x101 7  -3.9x101 1
PBD(cm ) (±8.8x1016) (±6.1 x 1016)
VBD(V) -14 (±3.2) 14 (±2.2)
EBD(M /cm) -0.35(±0.08) 0.35(±0.06)
tDB(sec) 21.5 (±5.3) 22.7 (±4.6)
pBZN 280 Stress (-) Stress (+)
QBD(A/cm2) 2.0 (±0.9) 2.5 (±0.9)
2.8x10' -3.5x10"
PBD(cm- 3 ) (±5.2 x 1016) (±5.1 x1016)
VBD(V) -5.1 (±0.9) 6.2(±0.9)
EBD(M c .m) -0.18(±0.09) 0.22(±0.09)
tDB(sec) 20.1 (±9.1) 24.9 (±8.5)
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FIGURE 7-7: Histograms generated from TDDB stress measurements
TABLE 7.3: Breakdown results from TZDB measurements at room temperature
Dielectric Positive Negative Positive Negative
Thickness Surface Bias (V) Bias (V) Bias (Mv/cn) Bias (Mv 1 )
400 nm BZN 7.5(±2.7) -6.1(t1.8) 0.19(10.07) -0.15(t0.05)
400 nm pBZN 12.2(i3.3) -12.0(±3.0) 0.30(i0.08) -0.30(i0.08)
280 nm BZN 5.6(1i.1) -4.5(10.8) 0.20(10.04) -0.16(i0.03)
280 nm pBZN 7.3(11.7) -5.6(11.0) 0.26(10.06) -0.20(10.04)
TZDB measurements were selected for experiments that explore conduction as a
function of temperature as the fast ramp rates allow data to be extracted quickly at
elevated temperatures to minimize microstructural changes in the dielectric. Qua-
sistatic Capacitance Voltage measurements were taken before and after stressing.
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FIGURE 7-8: TZDB Typical current-voltage characteristics for MIM capacitors. The capacitors
tested has a 400 nm BZN insulator with Area= 5 x 10-5CM 2
Positive and negative biases were applied to bottom contacts while the top contact
was grounded. The stress voltage was ramped from 0 to -10 V with a step size of
-0.25 V, a Hold time of 1 sec., and a delay time of 0.1 sec. Tests were done at room
temperature, 55*C, 75*C, and at 90*C. Capacitors were functional after stressing. In-
creasing the temperature resulted in higher currents. Evaluating the current-voltage
behavior upon returning the capacitors to room temperature indicated that structural
changes due to heating were either minimal or temporary. These results are shown
in Figures 7-10 and 7-11. 32 capacitors were measured, 4 at each temperature and
for each surface of the 400 nm thick insulators.
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FIGURE 7-9: Histograms generated from TZDB stress measurements
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FIGURE 7-10: Current-voltage characteristics taken at 300 C, 55*C, 75*C, 900 C.
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FIGURE 7-11: Semilog I V'/ 2 Characteristics taken at 30*C, 55 *C, 75*C. 90*C ambient tempera-
tures.
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7.5 DISCUSSION
Polarity of Stress
For all capacitors, positive stress showed a larger average breakdown voltage or
breakdown electric field (VBD and EBD)- QBD and PBD fOllOw VBD as they are ex-
tracted/calculated from this value. However, the variability suggests that the stress
polarity has a very minimal effect on breakdown behavior. In the case of high-' insu-
lators, it is useful to treat them as wide bandgap semiconductors [11]. As is the case
with most semiconductors, hole and electron transport are not the same, normally
showing different mobilities for each carrier. Okada et al. report reliability studies
on high-ti insulators (Hf0 2 ) and propose a model which suggests that different stress
polarity can result in different breakdown (VBD) depending on which carrier (electron
or hole) is dominant [12]. Stress tests should be done with p-channel and n-channel
MOSFETs to determine the dominant charge carrier in BZN, which then can be cor-
related to the breakdown sensitivity to polarity.
Parylene-C: Surface Treatment and Thickness of Dielectric
When comparing BZN to pBZN (same polarity) at a thickness of 400 nm, pBZN
showed a larger average breakdown voltage or electric field (VBD and EBD). The
variability shows this is statistically significant. However, QBD does not vary sig-
nificantly comparing of BZN and pBZN. Comparing BZN to pBZN (same polarity)
at a thickness of 280 nm, pBZN showed a larger average breakdown voltage or elec-
tric field (VBD and EBD), though the variability suggests these are about the same.
Again, QBD does not vary significantly and is the same for BZN and pBZN. QBD is
the same for all insulators stacks measured and the current passed through the film
can fundamentally be related to the density of traps at breakdown (pBD)-
However, Table 7.2 shows the 400 nm pBZN insulator to have a larger PBD. Account-
ing for ~5% reduction in dielectric constant due to the parylene-C surface treatment
from Equation 7.2, PBD is also reduced by -5%, which places the values within the
range of variability suggesting the same PBD for all insulator stacks. Assuming the
surface treatment only effects the surface of the insulators, the same PBD for all
insulators suggests that the majority of trap generation occurs in the bulk of the in-
sulators. Though not insulating and possibly obscured by material variations across
the wafer, the surface treatment reduces the voltage dropped across the BZN enabling
better breakdown resistance. The parylene-C may be suppressing trap generation at
the interface with the grounded electrode. However this cannot be readily extracted
from these types of measurements [8]. Further and more notably this confirms that
breakdown occurs via trap generation and suggests that the generated trap density in
these insulators is a better predictor of the impending breakdown than electric field
in this system.
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7.5.1 Time-Dependent Dielectric Breakdown (TDDB):
Constant Current and Reversible Soft Breakdown
TDDB results also show that breakdown is not fatal. Figure 7-12 shows the MIM
structures to be functional after 5 stressing cycles, where the material was insulating
and then broke down. Once the bias was removed, the structures became insulating
again. This has two implications; the first is that another conduction mechanism
becomes activated beyond a certain trap density. The first implication being true,
the second implication is that the generated traps recover upon removal of the bias.
Such observations are in agreement with Cho et al., who reports two types of con-
duction mechanism in similar BZN films, Schottky emission at low electric fields and
Frenkel-Poole at larger electric fields [3].
0 0
Insulating BZN pBZN
-2 Breakdown
> -4--4
> - >nsulating
-8 Breakdown -12[
-101 -16 -
0 10 20 30 40 0 10 20 30 40
Time (sec) Time (sec)
FIGURE 7-12: TDDB showing non-fatal breakdown in BZN and pBZN MIM capacitors, 5 stressing
cycles were run on the same capacitor consecutively.
The breakdown detected in these studies can be thought of as a soft breakdown, which
has been observed in HfO2, another high r, gate insulators that is used in Si-based
VLSI and in ultra-thin Si0 2 films [13, 14, 15, 16]. Reports attribute soft breakdown
to the creation of a weak localized percolation path between the electrodes as a result
of a critical number of traps generated PBD in the insulator bulk and interface. An
example of soft breakdown in shown in Figure 7-14.
This soft breakdown is permanent in most cases however, a reversible soft breakdown
is realizable with low voltage stressing [17] and with materials that have a low defect
formation energy [18]. Further, investigations are needed to determine what kinds of
generated defects lead to breakdown in these BZN films and their associated energies.
From these results, the energy for trap generation in BZN is likely to be small as a
substantial amount of traps are generated at low voltages.
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FIGURE 7-13: Capacitance of BZN and pBZN MIM structures before and after 5 TDDB stress-
ing cycles were run on the same capacitor consecutively. The capacitance of the respective MIM
structures is not affected by the recoverable breakdown.
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FIGURE 7-14: Illustration intrinsic oxide reversible soft breakdown based on trap generation and
conduction via traps. A percolative path is indicated by the hatched circles [16]. If permanent
damage is not sustained, the material can recover its insulator properties (reversible soft breakdown).
7.5.2 Time-Zero Dielectric Breakdown (TZDB) and
Temperature
Results from TZDB measurements agree with those from TDDB measurements. For
tests run at room temperature, the insulators showed better breakdown resistance
with positive stressing compared to negative stressing on average, where variability
suggested the difference is not statistically significant. The parylene-C surface treat-
ment improved the average breakdown field with statistical significance.
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7.5. DISCUSSION
The ramp rates for these measurements are comparable to the rate of rise of the
forcing voltage (VG) for the TDDB measurements discussed in the last section. Fur-
ther, as these measurements showed the same trends in regards to surface treatments,
thickness and polarity, TZDB and TDDB measurements are capturing the same soft
breakdown phenomena. This suggests that the total amount of charge delivered
through the bulk at breakdown (QBD) or trapped density at breakdown (PBD) is a
measure of breakdown as concluded by TDDB measurements. This supports that
breakdown occurs via trap generation and a weak localized percolative path as con-
cluded in the last section.
Electrical Behavior Before Breakdown:
Conduction in BZN via Schottky emission
Electrical conduction in these sputtered deposited BZN films showed two types of
conduction. The first dominates before the reversible soft breakdown and is suspected
to be Schottky emission. This is an electronic transport mechanism characterized
by thermionic emission of over a potential barrier. The potential barrier (#B) is the
difference between the work function of the metal electrode and valence or conduction
band energy level depending on the carrier transport the film [19, 20, 21]. This
type of emission has a field dependence because the conduction band energy level
in the insulator, and therefore the potential barrier (#B), is lowered by the image
forces between the electrons in the insulator and the metal. The image force is
proportional to the electric field through the insulator. A diagram illustrating this
type of conduction in shown in Figure 7-15. Equation 7.6 is the current-voltage
behavior for Schottky emission and is said to be active if plotting ln[J/A* *T 2]vs.V'/ 2
shows a linear dependence as in Equation 7.7 [19, 20, 21]. This is seen for both BZN
and pBZN in Figure 7-16. Using Equation 7.7, barrier heights are extracted and
reported in Table 7.4.
J = A**T 2 eXp [ ( - k TrE (7.6)
kT
n+ q/4irietox (7.7)A**T 2 kT kT
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FIGURE 7-15: Energy band diagram showing Schottky emission [21]
Where,
J (A/cm2): current density
T (K): Temperature
k (eV/K): Boltzmans' Constant
A** (A/cm 2K 2 ):effective Richardson constant (120)
q (C ): elementary charge
#B (eV ): Schottky Barrier Height
V (V): applied voltage or bias
. : dielectric constant of insulator
tox (nm): thickness of insulators
E, (F/cm): permittivity of Free Space (8.85x 1014)
TABLE 7.4: Extracted Schottky barrier heights (#B) from MIM capacitors
Temperature 300C 55 *C 750C 900C
Surface/Bias Barrier Height <B (+0.04)
BZN/Positive (eV) 0.96 0.99 1.03 1.04
BZN/Negative (eV) 0.95 0.99 0.99 1.00
pBZN/Positive (eV) 0.95 1.00 1.06 1.10
pBZN/Negative (eV) 0.92 0.99 1.02 1.03
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FIGURE 7-16: Confirmation of Schottky emission
Barrier Height Extraction and Band Diagrams
From Table 7.4, the barrier height appears to be insensitive to the direction of stress-
ing, and therefore the conditions of the interfaces at the electrodes. A higher reso-
lution extraction method may reveal how the barrier height depends on interfaces at
the electrodes. From Table 7.4, barrier height also appears to depend on temperature
which may be an artifact of the testing setup. Roberston et al. reports that at a bar-
rier height of at least 1 eV is necessary for oxides to serve as insulators in electronic
devices[11]. The work function of Au (5.1 eV) is close to HOMO level of pentacene
(4.9 eV below the vacuum level). Therefore, the barrier heights extracted for BZN
and pBZN on Au are barely tolerable for BZN and pBZN to function as an insulator
for pentacene based OTFTs.
For a simple determination of the band structure, the electron affinity model is used
[22, 23]. In this model, the barrier height for Schottky emission is the difference in
the absolute energy of the conduction or valence band energy level of BZN and the
work function of the metal electrode. Assuming the Schottky barrier is between Au
and the valence band of BZN, Figure 7-17 shows this band alignment with BZN**.
Assuming the Schottky barrier is between Au and the conduction band of BZN, Fig-
ure 7-17 shows this band alignment with BZN. The work function of Au is 5.1 eV and
the work function of Pt is 6.35 eV. If the valence band energy level is for BZN is at
6.1 eV or 1 eV below Au, Pt cannot serve as a metal electrode for MIM capacitors as
no Schottky barrier (t>B = -0.25eV) would exist. This is indicated in Figure 7-17.
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FIGuRE 7-17: Energy band levels for Au, Pt, ZnO, BZN, pentacene, and parylene-C. The Schottky
barrier for the MIM structures studied in this work is likely between the conduction band of BZN
and the work function of Au.
As Cho et al. report functioning MIM capacitors with Pt electrodes, the extracted
barrier height is likely between the conduction band energy level of BZN and work
function for Au for the MIM capacitors in this work. This should be confirmed with
more materials characterization to determine the existence of interface dipoles due
to charge transfer and Schottky barrier pinning [24, 11] and more tests to determine
the dominant and subordinate carriers in BZN [12]. If the barrier height for Schottky
emission is between the conduction band energy level of BZN and the work function
of Au, the conduction band energy level for BZN must be at 4.1 eV below vacuum.
In this case, BZN will serve as a very leaky gate insulator for ZnO based TFTs as a
barrier height of 0.4 eV for Schottky emission from ZnO to BZN is small. There are
many reports of fully functional ZnO based TFTs using BZN as a gate insulator and
gate leakage is cited as limiting issue [1, 2, 25, 26]. Energy band diagrams from this
analysis and reasoning are shown in Figure 7-18.
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FIGURE 7-18: Energy band diagrams for BZN and pBZN MIM capacitors based on extracted barrier
heights and the electron affinity model [22, 23]. Drawing NOT TO SCALE
Electrical Behavior After Breakdown
The measurements from TDDB from Figure 7-12 suggest that the insulator can re-
cover from breakdown. This implies that there is another conduction mechanism that
is activated beyond a certain trap density and that the generated traps recover upon
removal of the bias. TZDB and TDDB measurements show breakdown to occur at
the approximately the same electric fields as summarized in Table 7.2. Therefore,
the two stress tests are capturing the same breakdown mechanism or a change in
conduction mechanisms.
TABLE 7.5: A summary of the breakdown results EBD from TZDB and TDDB measurements
Dielectric TZDB TDDB
Thickness Surface EBD (MV/cm) EBD (MVy )
400 nm BZN 0.19(t0.07) -0.15(±0.05) 0.25(t0.07) -0.18(±0.05)
400 nm pBZN 0.30(t0.08) -0.30(±0.08) 0.35(±0.06) -0.35(t0.08)
280 nm BZN 0.20(t0.04) -0.16(±0.03) 0.18(±0.04) -0.15(i0.02)
280 nm pBZN 0.26( 0.06) -0.20(±0.04) 0.22(±0.09) 1-0.18(0.09)
Cho et al. attributed leakage in BZN to a trap assisted conduction in BZN of which
was reduced using a multiple-phase composite oxide, MgO-BZN. The trap assisted
conduction at higher fields was reported to be Frenkel-Poole conduction[3]. This sup-
ports the conclusion that the nondestructive conduction mechanism that dominates
at higher fields may be related to a critical trap density generated in the insula-
tor. Beyond the initial breakdown, it is difficult to extract the exact current-voltage
dependence with these TZDB measurements. As BZN is known to have metallic Bi-
rich phases when deposited at room temperature [27, 28], it is conceivable how these
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phases can also contribute to a percolative trap assisted conduction mechanism, which
is not destructive. Chapter 5 reported what appeared to be metallic inclusions on
the surface of the BZN after deposition. Attributing breakdown to the activation of
a trap assisted charge transport mechanism facilitated by ohmic conduction implies
reversibility. Thus, one can describe breakdown in room temperature sputtered BZN
as a change in dominant conduction mechanisms from Schottky at low electric fields
and small trap densities to a percolative mechanism enabled by trap generation be-
yond a critical value. From a device design perspective, neither type of breakdown
(destructive or non-destructive) is tolerable.
7.6 CONCLUSION
From these stress studies it has been shown how BZN can serve as an effective insu-
lator for pentacene-based TFTs. Results showed the current-voltage behavior of all
insulators to depend slightly on stress polarity, though not significant when compared
with the variation across similar capacitors. Traps are generated with a low applied
voltage which ultimately leads to a reversible soft breakdown. TDDB and TZDB
stress tests show the BZN insulator to breakdown at electric fields larger than 0.1
MV/cm which agrees with that reported for similar films by Cho et al [3]. The pBZN
(surface modified BZN) films showed better breakdown strength at 0.3 MV/cm. For
a 400 nm film, the breakdown voltage is >7 V for the BZN insulator while for the
pBZN insulator the breakdown voltage is >12 V. This indicates that OTFTs made
from similar films are unstable beyond a drain-to-source voltage of 10V which con-
firms the instabilities and leakage reported in the devices and circuits based on these
insulators in Chapter 6. More compelling, TZDB and TDDB breakdown studies sug-
gest that the trap densities generated as a result of an applied voltage or current are
a better indicator of breakdown as opposed to electric field. The trap density cre-
ated enables and mediates a temporary percolative conduction mechanism. This is
similar to reports from ultra-thin SiO 2 and HfO 2 insulators. A conservative estimate
for a threshold trap density generated for such breakdown is 1.5 x 1017 cm- 3 . From
temperature dependent measurements the barrier heights for Schottky emission are
extracted to be 1 eV for BZN and pBZN on Au. From this value and energy band
level for BZN, pentacene, ZnO, and Au reported in the literature [3, 29, 30, 31, 32],
quantitative band diagrams are proposed for this system.
7.7 SUMMARY
This is a brief summary of the findings in this chapter.
Dielectric Constant
* 352 capacitors were evaluated for this investigation.
* Dielectric constant for this system is 40 with a variation of about 5%.
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* For the capacitors used in these investigations, the parylene-C modified the
dielectric constant within the variability seen in capacitors with one type
of insulator. From a practical perspective, parylene-C does not modify the
dielectric constant.
Stress Testing: General Observations
In regards to the OTFTs built and discussed in Chapter 6, electric integrity of the
BZN must not be compromised at -5 V.
" Devices under positive bias broke down at larger stressing voltages com-
pared to a negative bias.
" pBZN devices broke down at larger stressing voltages compared to BZN
devices.
" The 280 nm dielectric broke down just below 5 V while the 400 nm dielec-
tric broke down beyond 5 V.
" For this technology, the key to robustness is using a thicker (400 nm)
dielectric and using the parylene-C surface treatment where possible in
integrated MIM structures.
Time-Dependent Dielectric Breakdown
" The forcing voltage evolves with constant current stressing via the theory
set for by Sufi6 et al. This suggests TDDB stress measurements are valid
for evaluating reliability in BZN.
" Breakdown occurs via trap generation which may be a better predictor of
dielectric failure than electric field.
" Initial breakdown is not fatal and another conduction mechanism is sus-
pected to dominate beyond a critical trap density that has been generated
during stressing.
" The conduction mechanism beyond the initial breakdown is suspected to
be trap assisted, perhaps Frenkel-Poole, according to Cho et al.
Time-Zero Dielectric Breakdown
" Results from these test agreed with results from TDDB measurements
" Conduction through films occurs via Schottky emission before breakdown.
" The extracted barrier height for BZN on Au is -1 eV.
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Chapter 8
High Voltage Organic Thin Film
Transistors
8.1 MOTIVATION and STATE of the ART
A transistor is a switch. Though the most common design goals of a TFT are to
minimize power consumption while switching at very high speeds, the fundamental
purpose of the transistor is to switch current on or off. TFTs are widely used for
pixel addressing in large-area flat-panel displays. However, many applications require
drive voltages (VDD) larger than 100 V, which is beyond the typical operating range
of conventional TFTs. Among these applications are ferroelectric liquid crystals, elec-
trophoretic or PLZT electrooptic displays electrographic plotters [1, 2], digital x-ray
imaging [3, 4], poly-Si cold cathodes [5], and MEMS [6].
A typical TFT is not suitable for high voltage applications. The gate insulator will
fail or breakdown when integrity of the dielectric is compromised by large electric
fields. Gate breakdown can be attributed to a number of different physical phenom-
ena that become active at high fields. These include by are not limited to basic
dielectric breakdown similar to Time-Zero Dielectric Breakdown that was discussed
in Chapter 7 and the impingement of energetic carriers on the gate insulator or hot
carrier injection. To minimize these deleterious physical phenomena and still achieve
high voltage switching, the TFT structure must be modified to allow the switching of
very large drain-to-source voltages (VDD > 300V) while maintaining a low controlling
voltage (VG 20V).
PRINCIPLE OF OPERATION One way to increase the drain-to-source driving voltage
and/or electric field across the channel in an FET is to place a resistive structure
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Channel
FIGURE 8-1: Comparing the structures of a TFT(A) and an HVTFT (B) with the offset by the
drain.
between the drain or source electrode and the gated channel. For this work, high
driving voltages are achieved by offsetting the drain or source electrode from the gate.
This creates an ungated semiconductor region (resistive structure) in series with a
gated semiconductor region. The saturation current (ID,sat) through the devices is
controlled by the gated semiconductor region which limits the voltage dropped across
(and electric field) the gated region. The excess voltage is dropped across the ungated
semiconductor enabling high voltage operation. Therefore, the offset or ungated semi-
conductor region is necessary for high voltage operation. Without the offset, the gate
dielectric will fail at high voltages which restricts the maximum attainable switchable
voltage. Figures 8-1 compares the cross sections of a standard TFT structure to that
of an HVTFT with an offset at the drain.
In this dissertation, high voltage organic thin film transistors (HVOTFT) based on
pentacene are demonstrated, giving rise to MEMS devices that are compatible with
flexible substrates. Such an innovation widens the applicability for traditional MEMS
and related applications. As MEMS devices span a large range of applications, it is
necessary to show how the electrical parameters of the HVOTFT can be engineered
to meet the demands of different applications requiring high voltage switching.
The aim of this work is to demonstrate that organic semiconductors are viable in
HVTFTs, they operate similarly to a-Si HVTFTs, and they can be described with
the FET models developed for Si-based short channel devices. For high voltage ap-
plications, it is necessary to control large drain-to-source voltages (VDD) with small
gate-to-source voltages (VG) and/or create large currents to quickly charge and dis-
charge capacitive MEMS. The goal is to show that the threshold voltage (VT) and
drive current (ID) can be engineered through surface treatments [7] and high-. insu-
lators [8] and explore the issues that arise as a consequence of the high voltage oper-
ation. Three different gate insulators will be evaluated for HVOTFTs in this work,
parylene-C (PAR), 02 plasma treated parylene-C (02 PAR), and a composite stack
consisting of parylene-C and BZN (PAR/BZN). PAR is room temperature deposited
parylene-C and will serve as a standard insulator for OTFTs. Reducing VT is achieved
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FIGURE 8-2: Illustration of the three insulators studied for High Voltage Organic Thin Film Tran-
sistors
by treating parylene-C with 02 plasma (02 PAR) which changes Qj in Equation 8.1
and was shown to be affective by Wang et al [7]. To increase drive currents (ID) and
reduce VT, a composite insulator stack of parylene-C and BZN (Bii.5Zn1.oNbi.5 O7 .o)
(PAR/BZN) is used to combine the high dielectric constant (,% in Equation 8.1) of
BZN with the high breakdown resistance of parylene-C (2-4 MV/cm).
VT = (OM - 0s) - -x (Qit - Qox) (8.1)
Where,
M and #S: work functions of the gate metal and the semiconductor
co: permittivity of free space
.: dielectric constant of the insulator
Qjt : surface charge density at the interface between insulator and the semicon-
ductor.
Qox: = foX -,7-Pox (t) - dt
pox: charge density per unit volume in the insulator
tox: thickness of the insulator
8.2 ELECTRICAL CHARACTERIZATION
of TFTS
Before characterizing HVOTFTs, conventional TFTs are made to assess the suitabil-
ity of each insulator for switching and high voltage stability. In this section, the
parameters of discreet OTFTs that are fabricated using the materials presented in
Chapter 2 and fabrication processes presented in Chapters 4 and 5. Electrical charac-
teristics were taken with an Agilent 4156C Semiconductor Parameter Analyzer in the
dark at room temperature. Functional OTFTs where fabricated from the insulators
described above.
8.2.1 Raw Data, Extracted Parameters, and Observations
Output Characteristics
Output characteristics for OTFTs based on these three insulators are shown in Figure
8-3. VGS is stepped from 0 to -20 V in -5 V increments while VDS is swept from 0 to
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PAR
0
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-2
-3 -
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-6
-7 -
-10 0 -20
02 PAR
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-2 -V
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-6-
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VDS (V)
FIGURE 8-3: Output Chaxacteristics for OTFTs with PAR, 02 PAR and, PAR/BZN insulators.
The channel width (W)=500 pm and the channel length (L)=10 pm. VGS is stepped from 0 to -20
V in -5 V increments while VDS is swept from 0 V to -20 V in -0.5 V increments
-20 V in -0.5 V increments.
Transfer Characteristics
Transfer Characteristics for OTFTs based on these three insulators are shown in
Figure 8-4. Table 8.1 is a summary of extracted device parameters. The VDS is
stepped from -5 V to -20 V in -5 V increments while VGS is swept from 20 V to -20
V in -0.25 V increments.
L~
100
10-2
10-4
10-6
=10-8
20
V" (V)
FIGURE 8-4: Transfer Characteristics for OTFT with PAR, 02 PAR and, PAR/BZN insulators.
The channel width (W)=500 ptm and the channel length (L)=10 pm. VDs is stepped from -5 V to
-20 V in -5 V increments while VGS is swept from 20 V to -20 V in -0.25 V increments.
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TABLE 8.1: Summary of device parameters for PAR, 02 PAR, and PAR/BZN based OTFTs.
Parameters are extracted at VGS = -17.5V and VDS = -20V. ID is extracted at VGS and VDS
=-20 V
PARAMETERS PAR 02 PAR PAR/BZN
Ox Thick (nm) 500 350 200/200
x 3 3 16
Semi. Thick (nm) 20 40 20
2V M(V) -1.7 5.4 -0.24
3VSLR (V) -10.6 -14.4 1.0
p (cm 2 /Vs) 0.068 0.023 0.014
S (V/dec) 9.8 18.3 2.3
SID (V/dec) 0.117 0.116 0.106
Dit (cm 2/eV) 5.38E+12 1.51E+13 8.62E+12
ID (pA) 3 2.5 6.5
'Dielectric constant is calculated using:
tBZN + tpar = Keff,idl
tBZN tpar
KBZN Kpar
2Si Long Channel MOSFET Model
3Subthreshold Linear Regression
8.2.2 Discussion: Figures of Merit and Effects of Integration
Threshold Voltage
The PAR and 02 PAR based OTFTs have a high "off" current. This leakage may
be in the result of a back channel in the semiconductor or incomplete patterning
of the semiconductor layer. Such leakage appears minimally disruptive to transistor
operation and appears to only impact the "off" behavior. The VSLR is affected by
this leakage showing large a value. Thus, VTLCMM is likely a more accurate value
for a practical threshold voltage. Compared to the PAR device, the threshold volt-
age (VSLCMM) shifts positive for the 02 PAR and PAR/BZN based OTFTs. As
the 02 plasma is a surface treatment it is assumed that dielectric constant is not
affected. Therefore the shift in VT for the 02 PAR based OTFT is due to negative
charges trapped on the surface as a result of the treatment [7]. As the semicon-
ductor/insulator surface is the same for the PAR/BZN and PAR based OTFTs, the
decrease in VT is due to the increased dielectric constant of the PAR/BZN insulator.
The dielectric constant for PAR/BZN is twice as large as parylene-C. Accordingly,
the current (ID) is twice as large for the PAR/BZN based OTFTs compared to the
PAR based OTFTs. This can be seen in Table 8.1.
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-20 -10 0 -20 -10 0
VDS (V)
FIGURE 8-5: Output characteristics comparing unquenched 02 plasma and acetone quenched 02
plasma. The channel width (W)=500 jim and the channel length (L)=10 pLm. Reconstruction of
dangling bonds comparing unquenched 02 plasma and acetone quenched 02 plasma.
02 PAR DEVICES AND QUENCHING For the 02 PAR based OTFTs, the surface
is exposed to acetone during the resist strip after the 02 plasma surface treatment
patterning. This exposure to acetone or any other resist stripping solvents is unavoid-
able. The acetone in this case "quenches" the reactive surface before semiconductor
deposition effectively reconstructing dangling bonds created by the 02 plasma. Fig-
ure 8-5 shows the differences in device Output Characteristics between quenched and
unquenched devices. The unquenched devices behave more like resistors suggesting
that an overwhelming amount of interface charges are dictating transport properties.
This is supported by the high surface energy of the unquenched surface (79 mN/m)
relative to the quenched surface (45 mN/m), as reported in Chapter 5. In this case,
the solvent quenching is beneficial and necessary for functional OTFTs.
Mobility
The mobility for the OTFTs fabricated from these three insulators are comparable
and within the same order of magnitude. Differences can be attributed to varying
processing conditions for each wafer.
TEMPERATURE AND 02 PLASMA Figure 8-6 shows that the heat generated from the
bakeout during photolithography is detrimental to device performance, specifically
lowering mobility. This decrease in mobility is attributed to the increase in the amount
of bulk phase pentacene present as revealed in Chapter 5. There are other reports
that heat treating or annealing pentacene degrades carrier mobility. Using a shorter
baking time at high temperatures or a longer baking time at a lower temperature may
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FIGURE 8-6: Mobility degrades as a result of the heating during photolithography on the PAR and
02 PAR surfaces. Channel Width (W)=500 pm Channel Length (L)=5 ,pm.
be a solution [9, 10, 11]. Further, using a photoresist that does not require baking
may also minimize this degradation, however the heat generated in the 02 plasma
etch is unavoidable. Last, though not investigated in this work, the 02 plasma etch
itself may detrimental to device performance [12].
Subthreshold Swing (S)
The PAR and 02 PAR based OTFTs have a large subthreshold swing indicating less
than optimal gate control or parasitic leakage. In the case of the PAR based OTFTs,
the relatively thick insulator (tox=500 nm) used for the gate insulator in order to
obtain high voltage operation and reliability is a likely source. In essence, VGS and
VDS are competing for control of the charge in the channel. When VDS begins to
dominate charge transport in the channel (less gate control), the device looks more
resistor-like as in the case with the PAR based OTFTs.
The 02 PAR based OTFTs have a large subthreshold swing even with tox=350 nm.
This implies that is a parasitic leakage path somewhere in the device. As 40 nm of
pentacene was used for these devices, the leakage may be in the back channel or due
to a residual layer of pentacene as a result of incomplete patterning. Such leakage
appears to be minimally disruptive to transistor operation and appears to only im-
pacts the "off" behavior.
Transfer Characteristics show a small hysteresis in the PAR/BZN based OTFTs.
This has been observed in other OTFTs employing both organic and inorganic gate
materials [13, 14]. This is attributed to mobile charges at the insulator/semiconductor
interface or bulk charges in the insulator. This suggests there is some trapping in the
insulator but it does not lead to the breakdown of the gate insulators in these voltage
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ranges. Specifically, Hwang et al. describes this trapping as "electrons which can be
injected from gate electrode to a vulnerable dielectric and then trapped inside the
dielectric." [14]. Similar organic/inorganic insulators stacks show charge trapping at
the organic/inorganic interfaces [15, 14, 16].
Band Diagrams
To construct a equilibrium band diagram for the PAR and 02 PAR and PAR/BZN
based OTFTs, the states of the channel (accumulated or depleted) must be known at
VGS=O V. The Output and Transfer Characteristics from the last section reveal the
02 PAR based OTFTs to be accumulated at VGS=O V while the PAR and PAR/BZN
based OTFTs are depleted at VGS=O V. For PAR and 02 PAR and PAR/BZN in-
sulators, there are interface states at the insulators/semiconductor interfaces. This
will create a discontinuity in the electric field at this interface. The discontinuity
will be determined by the magnitude and sign on the charges at the interface. More
specifically, slope of the conduction or valence band in the insulators will not match
the slope of the HOMO or LUMO level in the pentacene adjacent to the semicon-
ductor/insulator interface. The Time-Zero Dielectric Breakdown measurements in
Chapter 7 revealed the band offset between BZN and Au to be -1 eV. Last, litera-
ture reports the electronic properties (electron affinity, band gap, work function) of
Au, BZN, parylene-C and pentacene as discussed in Chapter 2 and are illustrated in
Figure 8-7. Knowing the state of the channel, band offsets, and fundamental elec-
tronic material properties, band diagrams for PAR, 02 PAR, and PAR/BZN based
OTFTs are qualitatively proposed in Figures 8-8, 8-9, and 8-10. With confirmation
that the dielectrics are suitable for conventional OTFTs, HVOTFTs cn be fabri-
cated. Again, high voltage operation in enabled by offsetting the source and/or drain
from the gate as shown in Figure 8-11.
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FIGURE 8-7: Energy band levels for Au, BZN, parylene-C, and pentacene
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FIGURE 8-8: Band diagram of the PAR based MIS capacitors
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02 PAR MIS Structure
VACUUM
FIGURE 8-9: Band diagram of the 02 PAR based MIS capacitors
PAR/BZN MIS Structure
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FIGURE 8-10: Band diagram of the PAR/BZN based MIS capacitors
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FIGURE 8-11: Circuit Schematics, Cross Sections and Top Views of devices illustrating the offset
structure and locations in HVOTFTs
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8.3 INTEGRATED CIRCUITS: HVOTFT
Though an HVOTFT appears to be a discreet device physically, it must be evaluated
as a circuit where an OTFT is in series with resistors which represent the offsets (un-
gated semiconductor) at the source and/or drain as shown in Figure 8-11 and 8-12.
The effective gate-to-source and drain-to-source voltages that are switching and driv-
ing the OTFT or gated semiconductor and the resulting drain current (ID) must be
modified to account the voltage dropped across the offsets. The expressions for these
relations can be seen in Equations 8.2, 8.3, 8.4, and 8.5 which are modifications to the
Si Long Channel MOSFET Model. The modifications account for the voltage that is
dropped across the offsets taking the current through the offset and the resistance of
the offset.
VG
Roffset,source
S' V D'offset,drain DD
FIGURE 8-12: Effective circuit schematic for HVOTFT
VDSI = VDD - IDRoffset,drain - IDRoffset,source (8.2)
VGD' = VG - (VDD - IDRoffset,drain) (8.3)
VGs' = VG - IDRoffset,source (8.4)
ID,sat,HV G2L [V - VT - (ID,sat,HVRoffset,source)12  (8.5)
Where,
VDD: driving or supply voltage
VDS,: effective drain-to-source voltage of the OTFT in the HVOTFT circuit
VGDI: effective gate-to-drain voltage of the OTFT in the HVOTFT circuit
VGs,: effective gate-to-source voltage of the OTFT in the HVOTFT circuit
VG: voltage applied at the gate of the OTFT in the HVOTFT circuit. This is
reference from ground.
ID,sat,HV: Modified ID,sat accounting for offsets.
Roffset,source: Resistance of the offset that is located between the source of the
OTFT and ground
Roffset,drain: Resistance of the offset that is located between the drain of the
OTFT and VDD
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FIGURE 8-14: An illustra-
FIGURE 8-13: Naming convention for HVOTFTs tion of how switching the
source and drain probes to
change the orientation of
the offset
Clearly, there is an infinite number of possible source and drain offset size and location
combinations. A naming convention has been adopted to clarify references to specific
HVOTFT device structures. Devices are identified with a "OV###" format. "OV"
implies offset. The offset is defined from the edge of the gate to the source or drain
electrode as shown in Figures 8-1 and 8-11. The first number is the total offset. The
second number is the size offset at the source; the third number is the size offset at the
drain. Thus, the second number added to the third number equals the first number.
All units are in microns (pm). Figure 8-13 describes this naming convention. Thus,
for Figure 8-14, "200200V" indicates a total of 20 pm of offset in the device, 0 pm at
the source electrode and 20 pm at the drain electrode. For the asymmetric devices,
the OV##0 structure is physically the same as the OV#0# structure. By switching
the ground (GND) and supply voltage contacts, measurements for both the OV#0#
structure and the OV##0 structure are obtained from one device.
8.3.1 Electrical Characterization and Discussion
Low VOLTAGE SWEEPS: VDD < 100V Figures 8-15 through 8-20 show that these
devices generally behave like conventional OTFTs at low voltages and show that the
device follows the expected trends with the addition of the offsets. The standard
device (no offsets, OVOOO) has the largest ID and the devices with longest offsets
have the smallest ID in the reported voltage range. Placing and offset at the source
has a more pronounced effect on ID than placing an offset at the drain as predicted
Equation 8.5. An offset at the source reduces the gate-to-source voltage (VGs,) that
drives the gated semiconductor region. A voltage VG is applied to the gate however
the actual voltage (Vas,) that drives the gated region is less than VG. This is a result
of the offset at the source. This is expressed in Equation 8.4.
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Output Characteristics of PAR based OTFTs with offsets at the source. The channel
length (L)=5 pm and the channel width (W)=250 pm
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FIGURE 8-16: Output Characteristics of PAR based OTFTs with offsets at the drain. The channel
length (L)=5 pm and the channel width (W)=250 pm
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FIGURE 8-18:
Output Characteristics of 02 PAR based OTFTs with offsets at
channel length (L)=5 ym and the channel width (W)=250 pm
OV000 OV 10010 OV
0 0
-0.1 -0.1
-0.2 -0.2
-0.3- -0.3
-0.4 -0.4
-10 0
-0.5
0 -20
the source. The
20020
-10 0
VDD (V)
Output Characteristics of 02 PAR based OTFTs with offsets at the drain. The
channel length (L)=5 pm and the channel width (W)=250 pm
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FIGURE 8-20:
Output Characteristics of PAR/BZN based OTFTs with offsets at the source. T
channel length (L)=5 pm and the channel width (W)=250 pm
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Output Characteristics of PAR/BZN based OTFTs with offsets at the drain. The
channel length (L)=5 pm and the channel width (W)=250 pm
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FIGURE 8-21: Output characteristics comparing 'D,.at for different offset structures. The channel
length (L)= 5pm for these 02 PAR based OTFT and HVOTFTs.
When evaluating the impact of the location of the offset (at the source vs. the drain),
Figure 8-21 shows how ID,sat is essentially the same for the device with no offset (A)
compared to a device with an offset at the drain (B). It should be noted that a larger
VDD is required to reach ID,sat as shown in Figure 8-21(B). The device with the offset
at the source and drain (C) has a lower ID,sat, which again follows from Equation 8.5.
In regards to Transfer Characteristics, as the gate voltage increases the gated region
becomes more conductive. Beyond a point, the offset will begin to dominate the IV
behavior of the circuit as the gated regions become less resistive with the applied VG.
This shown in Figure 8-22. Therefore, the HVOTFT should not be used to extract
threshold voltage (VT), mobility (p), or subthreshold swing (S).
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FIGURE 8-22: Comparing the Transfer Characteristics of HVOTFTs with the PAR, 02 PAR, and
PAR/BZN insulators. The channel length (L)=5 pm and the channel width (W)=250 pm with a
20 pm offset at the drain (OV20020). HVOTFT reveals a deflection in the transfer characteristic as
a result of the offset. VT, y, and S cannot be accurately extracted due to this deflection.
HIGH VOLTAGE SWEEPS: VDD ;> 300V Electrical characteristics at high voltages
were taken with two Keithley 236 Source Measure Units operating in parallel in a
dark at room temperature. Output characteristics at high voltages were taken to
assess the behavior of these devices at high operating voltages and with different in-
sulators. Ideally, all HVOTFTs regardless of offset size should not pass current larger
than that predicted by a conventional OTFT as shown Figure 8-23 as proposed by
the modifications in Equation 8.5.
Conventional OTFT High Voltage OTFT
vDS , -20V 
._ VDS
I D
FIGURE 8-23: Output Characteristics of an ideal HVOTFT as compared to a Conventional OTFT.
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Actual, current voltage characteristics for each insulator are shown in Figure 8-24. For
reference, output characteristics for conventional OTFT are shown in plots A through
C for the PAR, 02 PAR, and PAR/BZN based OTFTs respectively. HVOTFTs with
a 20 pm offset on the drain side for the PAR, 02 PAR, and PAR/BZN based devices
are shown in plots E-F, respectively. The devices still show clear gate control at high
voltages but do not saturate well. This is not in agreement with Equation 8.5 which
implies that ID,,at should not change when there is no offset at the source.
The PAR based OTFTs have an insulator thickness of 500 nm. The HVOTFT passes
a current larger than what is predicted by its corresponding conventional OTFT in
Figure 8-24 (A). The square law dependence appears to be lost as ID (VG) appears
linear as shown in Figure 8-24(D), or the spacing between each sweep appears linear.
The ID vs. VDD plot for this device shows a quadratic behavior as shown in Figure
8-24(D), and is substantially larger than what is predicted by the Si Long Channel
MOSFET Model. A parasitic space charge limited current brought about by high
fields is likely responsible for this non-saturation behavior [17].
For the 02 PAR based OTFTs, the insulator thickness is 350 nm and the current fol-
lows the square law dependence (spacing between sweeps increase at a power higher
than 1 more precisely though they do not saturate well either as shown in Figure 8-
24(E). The ID vs. VDD plot for this device shows linear behavior and better matches
the ID,,at predicted by the conventional OTFT which is shown in Figure 8-24 (B).
This also may be due to the high fields.
For the PAR/BZN based OTFTs the dielectric thickness is 400 nm (200 nm of
parylene-C on top of 200 nm of BZN) The current follows the square law depen-
dence as well, but it also does not saturate as shown in Figure 8-24(F). The ID vs.
VDD behavior for this device shows quadratic behavior and better matches the ID,,at
predicted by the conventional OTFT as shown in Figure 8-24(C), but not as well as
the 02 PAR device. As with the PAR device, parasitic space charge current brought
about by high fields is likely responsible for this non-saturation behavior [17, 18].
Placing the offset at the source has some utility, though often dismissed as simply
reducing the device transconductance (&ID/ 9 VG). Consider the HVOTFT to be a
voltage divider consisting of a OTFT and a resistor. The element with the most re-
sistance will dominate IV behavior. By placing the offset at the source, the OTFT is
much more resistive (the gate is unbiased4 by the offset at the source) and can domi-
nate IV behavior as in Equation 8.5. Therefore the PAR based OTFT which has the
worst saturation and gate control; one can reestablish FET IV behavior by placing
an offset at the source, at the expense of reducing the transconductance. Figure 8-25
4 the offset reduces the gate-to-source voltage that drives the gated semiconductor regions and
indicted in Equation 8.4.
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FIGURE 8-24: A-C are standard OTFTs with no offsets at lower operating voltages. They are plotted
for comparisons with HVOTFTs which should saturate at the same ID/W. D-E are HVTFTs with
OV20020 (corresponding to a 20 jm offset at the drain) at high operating voltages. The channel
length (L) is 10 ym. Gate Voltage (VG) stepped from 0 V to -20 V in -5 V increments. Drain
Voltage (VDD) stepped from 0 V to -400 V in -5 V increments.
shows better saturation with an offset at the source.
From Figure 8-25, the ID at VDD=-4 0 0 V and VG=-5 V and of the OV20020 device in
(B) is ~ -5 pA and is equal to the ID at VDD=-4 0 0 V and VG=-20 V of the OV201010
device in (C). This suggests a drop of ~ 15 V across the offset at the source. If -15
V drop across the offset at the source, ~15 V must drop across the offset at the
drain as both pass the same current. This leaves a voltage drop greater than 300 V
across the gated regions. This implies the potential at the edge of the gates is more
negative than -300 V. With a breakdown field of 2-4 MV/cm [19], the gate insulator
parylene-C will breakdown on at a voltage difference of 200 V. With this analysis,
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FIGURE 8-25: Output Characteristics for HVOTFT comparing different offset locations. The chan-
nel length (L)=8pm and the channel width (W)=250 pm, PAR based OTFT. VG is stepped from 0
to -20 V in -5 V increments while VDS is swept from 0 to -400 V in -5 V increments.
the devices in Figure 8-25(C), should fail at a much smaller VDD. As the device is
operable at VDD = -400V, the voltage dropped across the offset at the drain must
be >100 V. However, as the device still turns on and shows gate control the voltage
drop across the source cannot be >100 V, even though the offsets at the source and
drain pass the same current. Therefore it can be concluded that the resistivity of the
offset at the source has dropped substantially. At this time, it is unclear what would
cause such a reduction in resistivity.
8.3.2 High Field Effects
For MOSFETs and TFTs, the model for ID(VDS, VGS) is based on the gradual channel
approximation i.e. the vertical field (due to VGS) is much larger than the horizontal
field (due to VDS). As articulated in Section 8.2.2 the gate and the drain are compet-
ing for control of the charge in the channel. The gate will accumulate charge at the
insulator/semiconductor interface. The drain will deplete the channel of charges. In
the ideal case, the gate maintains control of the charge in the channel and the drain
will not modify this charge beyond saturation. When the gate begins to lose control
in the channel or the horizontal field becomes large, IV deviates significantly from
what is predicted by the Si Long Channel MOSFET Model. A large electric field from
the source-to-drain can occur by the application of a large VDS (or VDD in the case of
a HVOTFT) but is typically the result of short channel lengths. Depending on what
physical mechanism are active, ID will increase or decrease with VDS (or VDD) when
the ID should be constant and independent of VDS (or VDD). Such effects in Si-based
MOSFET motivated the development of the Si Short Channel MOSFET Model. The
HVOTFTs made with the insulators in this work, all show a larger drain current than
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TABLE 8.2: Summary of short channel effects in literature
Source E Current ( Semiconductor Year(MV/cm) Saturation? (nm)___
Collet et al. [20] 0.5 N 2 sexithiophene 2000
Austin et al. [21] 0.4 N 5 P3HT5  2002
Zhang et al. [22] 0.7 Y 30 pentacene 2003
Wang et al. [23] 6 N 100 pentacene 2004
Lee et al. [24] 0.3 Y 3 pentacene 2005
Haddock et al. [25] 0.6 Y 200 material' 2006
Tukagoshi et al. [18] 0.25 Y 4 pentacene 2007
Chen et al. [26] 0.13 70 P3HT 2009
Hirose et al. [27] 7 Y 200 F8T2' 2010
This Work 0.1 N 350-500 pentacene 2012
5poly-3-hexylthiophene
6 E,E-2,5-bis-40-bis-(400-methoxy-phenyl)amino-styryl-3,4-ethylenedioxy-thiophene
7poly9,9-dioctylfluorene-co-bithiophene
predicted than their conventional OTFT counterparts. Therefore, high field effects
that similar to the traditional short channel effects are active in these devices.
The HVOTFT with the offset and channel lengths (10 pm-20 pm) used in this work
operate voltages larger than 300 V. The electric fields across the channel of the device
are the same as a submicron device operating at lower voltage ranges that are typical
in Si-based microelectronics. Therefore, it is expected that the HVOTFT will suffer
from similar non-ideal current-voltage characteristics at high drain-to-source voltages.
From the output characteristics, there appears to be two mechanisms that contribute
to non-ideal output characteristics in these HVOTFTs. They are space charge limited
current (SCLC) and channel length modulation (CLM) and have been reported by
other investigators with similar drain-to-source electric fields in OTFTs as shown in
Table 8.2. It should be noted that this work shows non-ideal output characteristics
operative at long channel lengths as opposed to the short channel lengths reported in
other organic semiconductors.
High Field Effects: Parasitic Space Charge Limited Current
Mott-Gurney Space charge limited current (SCLC) is a conduction mechanism where
charge flow is treated as a continuum of charges drifting through a solid that can
support a distribution of charges, such as a dielectric or depleted semiconductor. In
addition, space charge limited current typically occurs in the absence of defects or
charge traps in the solid [28, 29]. Thin films of pentacene are disordered systems,
in where charge traps exists. However, there are numerous reports of space charge
limited currents in pentacene thin films. Lee et al. reported space charge limited
current conduction become active in pentacene thin films at voltages > 100 V with
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structures sizes of ~ 10tm [17]. This is comparable to the voltages and sizes of the
devices in this work. Below a critical voltage or electric field, conduction is ohmic.
The transition from ohmic conduction to space-charge-limited conduction corresponds
to the filling of charge traps created by microstructural disorder in the pentacene thin
film [17]. Tukagoshi et al. attributed non-saturation in submicron pentacene based
TFTs to SCLC [18] enhanced by the Frenkel Effect [18, 28, 30]. The Frenkel Effect
occurs when large electric fields make the charge carriers more energetic. There is
less additional energy needed for the carrier to hop to the next site. This is believed
to be the same mechanism that gives rise to the field effect mobility in pentacene
that was discussed in Chapter 2. This reduces the effectiveness of the charge traps
and makes space charge limited currents more significant. The expression for this is
Equation 8.6 [28].
9 V2
JSCLC p0 o 2 o (8-6)
00 - Pf - v -"-exp(8.7)
P + Pt N kT
Where,
JSCLC: Space Charge Limited Current Density
po: carrier mobility
co: permittivity of free space
L: channel length
V: applied voltage
pf and pt: the free and trapped charge densities
NT: density of traps
Nv: density of states
A: Activation energy
Consider the output characteristic for a 10 pm channel length HVOTFT with a 20 pm
offset at the drain at VG=O for all three insulators as shown in Figure 8-26. Following
Equation 8.8, the slope of the IV behavior (log(ID) vs. log(VDD)) for each insulator
will indicate the type of conduction (-2 for SCLC and -1 for ohmic) flowing through
the devices.
ID OC VDD => log(ID) OC m X log(VDD) (8.8)
Where,
VDD: voltage applied at drain electrode or supply voltage
ID: Drain Current
m: slope of log(ID) vs. l09(VDD)
The current voltage behavior is quadratic (m - 2) at high voltages for the PAR
and PAR/BZN based devices (VDD >100 V) and indicative of space charge limited
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FIGURE 8-26: ID Vs- VDD at VG =0 V shows a quadratic relationship for PAR and PAR/BZN and
a linear relationship for 02 PAR. The channel length (L) is 10 pm with a 20 pm offset at the drain
(OV20020).
current similar to the that reported be Lee et al [17, 18]. In an attempt to remove
this parasitic SCLC, subtracting the VG=O sweep from the rest of the output char-
acteristics, as shown in Figure 8-27 (B), generates curves that look similar to the 02
PAR based OTFTs as shown in Figure 8-27(C) (linear non-saturation, square law de-
pendence). As there is still no saturation after accounting the parasitic space charge
limited current, there is likely another mechanism that is operative that inhibits cur-
rent saturation.
To minimize the SCLC, Tukagoshi et al. reduced the thickness of the insulator (in-
creased the gate capacitance) and reduced the semiconductor layer thickness as the
SCLC is suspected to be in the bulk of the film. [18]. Reducing t0, for the PAR
based devices will help the gate maintain control (smaller subthreshold swing) of the
channel but at the sacrifice of high voltage reliability (max VDD). This is summa-
rized in Table 8.3. Accordingly, as the PAR/BZN based OTFT have a larger gate
capacitance due to the larger dielectric constant, they show less SCLC compared to
the PAR based devices as Tukagoshi et al. suggests.
This explanation for non-saturation is sufficient for the PAR and PAR/BZN based
OTFTs, however not for the 02 PAR based OTFTs that have non-ideal saturation be-
havior that is linear and not quadratic, even with a thicker semiconductor layer. The
surface treatment used to shift the threshold voltage in the 02 PAR based OTFTs
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PAR raw PAR Corrected 02 PAR
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FIGURE 8-27: (A) Raw Output Characteristics of a 8 pm channel length HVOTFT with a
20 pm offset at the drain (OV20020). By subtracting the quadratic component (VG=0 V)
from the sweeps taken at higher VG values, the PAR device (B) shows similar behavior to
that of the 02 PAR device (C) (linear non-saturation, square law dependence). This case
holds for the PAR/BZN based OTFTs where the raw data is at (E) and the corrected sweep
is at (D).
TABLE 8.3: Summary of extracted device parameters for PAR based OTFTs with different insulator
thicknesses. The thickness of the pentacene is -20 nm, the channel length (L) =10 pm, with a 20
pm offset at the drain (OV20020) for the corresponding HVOTFT.
PARAMETERS 500 nm 350 nm
JOFFIW (A/m) 8E-8 2E-10
S (V/dec) 8.8 3.1
SID (V/dec) 0.117 0.116
Dit (cm 2/eV) 4.82E+12 2.74E+12
Max VDD -500 V -300 V
may be the source of this. With the surface treatment interface traps were created at
the insulator/semiconductor interface. Recalling from Table 8.1, the 02 PAR based
OTFTs had the larger Dit than the PAR and PAR/BZN based OTFTs, which in-
dicates more interface states and therefore charge traps. Further, extracted surface
energy is large for the 02 PAR surface which suggests the presence of interface states.
Intuitively, more interface states implies more trapped charges or a larger NT (See
Equation 8.7). in the pentacene layer of the 02 PAR based OTFTs. From Equations
8.6 and 8.7, more trapped charges (NT is large), leads to an smaller SCLC, which is
what is seen for the 02 PAR based OTFTs at high voltages. Therefore, it is con-
cluded that the interface states created to shift the threshold voltage in the 02 PAR
based OTFTs, trap free carriers (NT is large) to the extent that SCLC is suppressed.
Therefore, another mechanism must be responsible for non-saturation in the 02 PAR
based OTFTs.
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High Field Effects: Channel Length Modulation
Consider how the charge is distributed in the channel when VGS is below VT and
VDS=O V (or VDD=O V) as shown in Figure 8-28 (b). As VDS (or VDD) increases,
the region of the channel that is close to the drain becomes less accumulated or more
depleted. Logically, when VDS = VGS - VT (or VDS' = VGS' - VT), the region of
the channel close to the drain electrode is fully depleted of charges based on the
depletion approximation. The depleted region is highly resistive where charges are
quickly swept through this region and the current saturates. Additional VDS (or
VDD) depletes more of the channel. The electrostatic field at the drain increases and
the carriers move faster through the depleted region (increasing ID). This depleted
region close to the drain is small however, if the size of the channel is comparable
to the size of this depleted region, the effective length of the channel decreases with
increasing VDS (or VDD). As a result, ID will depend on VDS (or VDD). This is referred
to as channel length modulation and shown in Figure 8-28(d). Again, as there are
large lateral voltages across the channel, HVOTFTs can be susceptible channel length
modulation. The Si Long Channel MOSFET model is modified by the addition of the
channel-length modulation parameter (A) [31]. When channel length modulation is
active, ID will increase linearly with VDS (or VDD) as shown in Equation 8.9. Figure 8-
29 shows a typical MOSFET that suffers from channel length modulation and how the
channel-length modulation parameter (A) is extracted. Channel length modulation
is reported in a-Si based HVTFTs by Karim et al.[3] and in organic based TFTs by
Haddock et al. [25].
pCW
ID,sat = (VG -- VT) 2 (1 + AVDS) (8-9)
There numerous reports of submicron OTFTs that suggest that high field effects in
OTFTs can be treated similarly to those found in Si-based submicron MOSFETs
[24, 18]. There are number of additional mechanisms that lead to short channel
effects in MOSFETs, including but not limited to drain-induced barrier lowering,
punchthrough, surface scattering, velocity saturation, impact ionization and hot elec-
trons [31]. (For more details on short channel effects in FETs, refer to Streetman
[31].) It is difficult to extract how these affect current voltage behavior in MOSFETs.
These same difficulties with the additional complication a hopping based transport
(Frenkel-Poole or polaronic as discussed in Chapter 2) as opposed to band transport
seen in pentacene, make the identification of the active high field effects in OTFTs
more difficult. Accounting for the channel-length modulation parameter (A), the
saturation current for a HVOTFT is modified as shown in Equation 8.10. Figure
8-31 shows the output characteristics for the 02 PAR based OTFT at VG=-20 V for
various VDD. The extracted A is summarized in Table 8.4.
ID,sat,HV G CW [VG - VT - (ID,sat,HVRoffset,source )12 (1 + AVDs') (8.10)2L
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ID depends on VDS
FIGURE 8-28: MOSFET cross sections under different operating conditions.
The modification of the Si Long Channel MOSFET model appears to describe the
linear non-ideal saturation current behavior in the 02 PAR based OTFTs well as the
extracted A is the same for VDD = -300 V, -400 V, and -500 V. Equation 8.10 suggests
that ID,sat,HV should increase linearly with VDS (or VDD). From Figure 8-27(C), the
02 PAR based OTFTs shown a linear non-saturating behavior consistent with chan-
nel length modulation as well as the PAR (Figure 8-27(B)) and PAR/BZN (Figure
8-27(D)) based OTFTs also showing linear non-saturating behavior after correcting
for the SCLC. The channel length modulation parameters for all insulators after cor-
recting for leakage and SCLC are tabulated in Table 8.5.
From Equations 8.10, the ID,,at,HV depends on the sizes of the offsets at both the
source and drain. The likely IV behavior of the offsets is shown in Figure 8-30. This
is a non linear dependence, likely to be Frenkel-Poole conduction or polaronic hopping
as discussed in Chapter 2. This implies that the resistance of the offset decreases with
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FIGURE 8-29: Output Characteristics of MOSFET affect by Channel Length Modulation. This
figure shows how the channel length modulation parameter (A4) is extracted.
TABLE 8.4: Extracted VA and A from various VDD values from the 02 PAR based HVOTFTs.
These values take into account leakage that showed and "OFF" conductance of 1E-9 S
VDD Va = OV VG = -5V IVG = -10V VG = -15V VG = -20V
(V) VA (V) [A (V-)]
300 200[0.0050] 400[0.0025] 800[0.0013] 1600[0.0006] 1430[0.0007]
400 170[0.0059] 500[0.0020] 1000[0.0010] 1300[0.0008] 1250[0.0008]
500 130[0.0077] 670[0.0015] 1000[0.0010] 1140[0.0009] 1000 [0.0010]
600 125[0.0080] 400[0.0025] 710[0.0014] 1000[0.0010] 1000[0.0010]
700 500[0.0020] 830[0.0012] 1110[0.0009] 2000[0.0005] 1000[0.0010]
increasing electric fields or VDD. In reference to Equation 8.10, the reduction in the
resistance of the offset will increase VDS'. This will result in a more pronounced
channel length modulation. This is evident in Figure 8-31 as at VDD= -600 V and
-700 V as the extracted A changes and the non-ideal saturation behavrior appears
to be non-linear. Further, the device broke down just beyond VDD=- 7 0 0 V. Though
not apparent from Equation 8.10, a large gate capacitance can reduce channel length
modulation by better accumulating charges in the semiconductor.
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TABLE 8.5: Extracted VA and A from various VG values from PAR, 02 PAR, and PAR/BZN based
HVOTFTs, VDD = -400 V.
VG PAR 02 PAR PAR/BZN
(V) VA(V)[(V-]
0 - 170[0.0059] -
-5 25[0.0400] 500[0.0020] 500[0.0020]
-10 6[0.1667] 1000[0.0010] 333[0.0030]
-15 40[0.0250] 1300[0.0008] 285[0.0035]
-20 50[0.0200] 1250[0.0008] 300[0.0033]
8 x10-
7 --- um
4 "5u
3
2
0
0 50 100 150 200 250 300 350
V
10-4
* 1um
7 
- um
- 15um
- 2um(B) 
- 5U
0 50 100 150 200 250 300 350
V
Top vew
Semicondctor
ectrode
Cross Section
FIGURE 8-30: (A) Linear IV Behavior of offset length of size 5, 8, 10, 15, 20, and 25 jim. (B) Log
IV Behavior of Offset Sized 5,8,10,15,20, and 25 pm. The offsets have nonlinear IV behavior. The
thickness of pentacene used in these resistors are 10 nm, which is between 1/2-1/4 of what is used
in the HVOTFT. (C) Cross Section and Top View of the structure measured to represent the offset.
They mimic the device structure of OTFTs
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FIGURE 8-31: ID vs. VDS at VG=-20 V and various VDD for 02 PAR HVOTFTs. The channel
length (L)=10 pm and the channel width (W)=250 pm with a 20 pm offset at the drain (OV20020)
for 02 PAR based HVOTFTs
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High Field Effects: Threshold Voltage Roll-Off
Threshold voltage roll-off is similar to drain induced barrier lowering or DIBL in Si-
based microelectronics. DIBL occurs when the threshold voltage decreases at high
drain voltages, due to the extension of the depletion region into the back of the
channel [31, 32]. It is typically expressed and the change in VT with VDS as expressed
in Equation 8.11.
_AVTDIBL = AV (8.11)
AVDs
The Transfer Characteristics of the OTFT clearly show the effect of the offset (Figure
8-22). As a result of the offsets in the HVOTFT, threshold voltage cannot be extracted
without a firm understanding of the mechanism operative in the offsets. Evaluating
the conventional OTFT at higher drain-to-source voltages (VDS < 100 V) in Figure
8-32, there is clearly a shift in threshold voltage induced by large drain-to-source
voltages. Haddock et al. report a similar threshold voltage roll-off in short channel
OTFTs [25]. Therefore, threshold voltage roll-off is likely operative the HVOTFTs,
however, extracting an exact dependence is not possible with these structures. In some
cases, this high field effect is taken into account with the channel length modulation
parameter (A) [31].
1.2 210-3
0. = 1
V,= -80V
V. = -60V
VD, -40V QV _20V
0.4-
0.2- 
-3
0 
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-20 -10 0 10 20 -120 -100 -80 -60 -40 -20 0
VGS (V) VDS (V)
FIGURE 8-32: Threshold Voltage Roll-Off in a PAR based OTFT with a channel length (L)=10 pm
and channel width (W)=250 pm. Threshold voltage shifts more positive with increasing VDS. This
is similar to DIBL.
8.3.3 Metastable Charge Injection
In Figure 8-33, there appears to be a significant contact resistance ("Birds' beak")
that appears after high voltages have be applied across the HVOTFT. This suggests
that a large VDD creates substantial injection barrier in the device, which impacts
charge transport. From Martin et al. regarding a-Si based HVTFTs, "If improperly
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FIGURE 8-33: Output Characteristic of HVOTFT device illustration how damage appears with
high voltage operation. The channel length (L)=10 pm and channel width (W)=250 pm, with a 10
pm offset at the drain and a 10 pm offset at the source (OV201010).
designed, a-Si HVTFT's show an unusual instability. The drain voltage for the onset
of the increase in drain current with VDD can shift to higher voltages. This arises
from the creation of metastable states in the a-Si in the offset region near the gate
edge." [2]. For a-Si, the offset region is completely depleted of charges. When voltage
is applied to the gate, no free charges exist in the offset. The material responds by
generating trap states or changing the density of states such that the band structure
is modified. As a result, a barrier for injection is created consisting of charged filled
modified trap states that were created by the large fringing fields at the corner of
the gate electrode. A similar instability in pentacene based HVOTFTs are likely the
cause of the "Birds' beak" seen in Figure 8-33 which may have similar origins to the
a-Si case. Figure 8-34 shows the location of the generated traps that resulted in the
instability in the HVOTFTs in this work. This instability is quantified by V which is
the shift in the onset of current rise as defined in Figure 8-33. Figure 8-31 shows that
the size of this instability changes with the VDD or the lateral electric field applied
across the device, which is reported by Martin et al [33, 2]. Table 8.6 summarizes
how V increases with VDD. As with the extracted channel length modulation param-
eter A, the trend is lost beyond VDD = -600 V, which coincides with the suspected
dramatic decrease in the resistance of the offset.
This instability in charge injection can also modify charge transport in the device.
217
8.3. INTEGRATED CIRCUITS: HVOTFT
Damage in Semconductor
Li '7
FIGURE 8-34: Cross-section of HVOTFT illustrating the location of the generated traps in the
semiconductor at the edge of the gated region.
TABLE 8.6: Trends in how Vz changes with VDD- Extraction was taken at VG=-20 V. The channel
length (L)=10 pm and the channel width (W)=250 pm with a 20 pm offset at the drain (OV20020).
ID has not been corrected for this extraction.
VDD Eiaterai PAR 02 PAR PAR/BZN
(V (MV/cm) V(V) V(V) V(V)
200 0.07 - - 25
300 0.10 20 60 50
400 0.13 50 100 100
500 0.17 66 150 -
600 0.20 - 200 -
700 0.23 - 150 -
TABLE 8.7: Trends in how V changes with VG. Extraction was taken at VDD=- 4 00 V. The channel
length (L)=10 pm and the channel width (W)=250 pm with a 20 pm offset at the drain (OV20020).
ID has not been corrected for this extraction.
VG (V) PAR 02 PAR PAR/BZN0 - - -
-5 50 90 25
-10 50 100 50
-15 50 100 80
-20 50 105 105
In the asymmetric devices (where OVO##0 and OV#0#), it was observed that ID
depended on which orientation was measured first. Figure 8-35 shows that measuring
the OV#0# orientation first reduces the ID of the OV##0 orientation compared to
what it would have been if the OV##0 orientation had been measured first.
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FIGURE 8-35: Output Characteristics and the dependence on which orientation is measured first.
The channel length (L)=5 pm and the channel width (W)=250 pm. On the left (A), OV#0#
is measured first followed by OV##0. On the right (B), OV##0 is measured first followed by
OV#0#. Based on the difference in ID base on the orientation measured, charges being trapped in
the device.
Figure 8-36 shows the evolution of the output characteristics based on testing history
and orientation. Starting with the OV##O orientation, the ground and supply volt-
age probes are switched back and forth consecutively. The IV characteristics shown
in Figure 8-36(F) were taken three hours after the IV characteristics shown in Fig-
ure 8-36(E). This comparison suggests an improvement in transport properties in the
channel. This implies the instability created is reversible as reported with a-Si case
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FIGURE 8-36: Evolution of Output Characteristics for devices tested in order (A)-(F).
by Martin et al.[2, 33] and Shaw et al.[34].
Martin et al. reported an injection barrier of 0.1 MV/cm in an a-Si based HVTFT
with an offset length of 15 pm and a channel length of 5 pm and channel width 240
pm [33, 2] which is comparable to the sizes of devices in this work. From Figure 8-30,
the offsets fail at fields ranging from 0.1 MV/cm to 3 MV/cm. Assuming that the
fringing fields in the a-Si based HVTFT structure from Martin et al. are comparable
to fringing fields in the HVOTFTs in this work, these fields are large enough to create
traps in the pentacene at the edge of the gate.
Shaw et al. [34] and Martin et al. [33, 2] report that using a field plate improved
the performance of their HVTFT. The field plate improved devices performance by
weakly accumulating charge at the transition of the gate and offset. First, this pro-
vides more free charge that can respond to the fringing fields as opposed to creating
defects. Second, the offset is less resistive such that current can rise faster with the
applied VDD which leads results is a smaller or negligible V. This is shown in Figure
8-37.
The physics behind how this instability is manifested in pentacene is beyond the
scope of this dissertation. For more information regarding the origins in V, refer to
Martin et al. 1993 [33, 2] and Shaw et al. 1991 [34]. Moreover, using an alternative
patterning method may that creates a smoother corners may mitigate large fringing
fields.
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FIGURE 8-37: llustration of how defects are created due to fringing fields. A field plate weakly
accumulated charge in at the edge of the gate region. As result, more free charge can respond to
the fringing field and fewer traps are created and the offset is less resistive such that current can
rise faster with the applied VDD which reduces V2.
8.3.4 Correcting for High Field Effects
Figures 8-38 through 8-40 show how the output characteristics of the HVOTFTs built
with each gate insulators with corrections for leakage, space charge limited current,
and channel length modification. Equation 8.12 shows how the measured ID values are
corrected to account for high field effects. With these modifications, the HVOTFTs
behave more ideally in that the gated region is controlling ID,sat such that it matches
that of an conventional OTFT. A correction for V should be proposed after high
field effects are mitigated or when relevant parameters quantifying these effects can
be established for a technology.
e D,measured - ISCLC,eakage
ID,co,,eced = (1 + AVDD)
A-' = VA +JVI
(8.12)
(8.13)
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FIGURE 8-38: PAR based HVOTFTs corrected for SCLC and channel length modulation. The chan-
nel length (L)=10 pm and channel width (W)=250 pm with a 20 pm offset at the drain (OV20020),
A-1 = VA +V1|=90 V
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FIGURE 8-39: 02 PAR based HVOTFTs corrected for SCLC and channel length modulation.
The channel length (L)=10 pm and channel width (W)=250 pm with a 20 jim offset at the drain
(OV20020), A-1 = VA + V| =1130 V
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FIGURE 8-40: PAR/BZN based HVOTFTs corrected for SCLC and channel length modulation.
The channel length (L)=10 im and channel width (W)=250 pm with a 20 pm offset at the drain
(OV20020), A-1 = VA + IVI =380 V
8.4 STABILITY
The electrical parameters of OTFTs are known to change with time and exposure
to ambient environments. The degradation is attributed to creation of charge traps
at the grain boundaries of the pentacene and the insulator/semiconductor interface
[35, 36]. The parylene-C encapsulation can help with this issue however, the encapsu-
lation is still insufficient beyond protection from the solvents used in photolithography
[37]. Figures 8-41 through 8-43 show how fresh conventional OTFTs and HVOTFTs
compare with those measured over 6 months later. The PAR and PAR/BZN based
OTFTs show mobility degradation and less SCLC. The stale 02 PAR based OTFTs
also show mobility degradation and begin to show a substantial SCLC not present
in the fresh devices. Attempting to explain these changes, consider the ratio of free
charge density (pr) and trapped charge density (pt) in Equation 8.7. By reducing the
free charge density (pf), SCLC is reduced which may be the case for the PAR and
PAR/BZN based OTFTs. For the 02 PAR based OTFTs, a faster reduction in the
trapped charge density (pt) relative to the free charge density (pf) will increase SCLC.
Such a decrease in the trapped charge density (pt) implies that the threshold voltage
of the 02 PAR based OTFTs should change with degradation and the surface treat-
ment used to shift the threshold voltage is unstable. As the threshold voltage for the
02 PAR based OTFT shifted negative by ~5 V, it is likely that the interface states
or traps created by the 02 plasma are being passivated as the OTFTs age, and the
effective number of trapped charge decreases. With a smaller trap density (pt), this
SCLC will increase as Equation 8.6 predicts. With the 02 PAR based OTFTs showing
substantial instability, efforts should be spent developing the HVOTFT technology
with the PAR/BZN or an insulator with a similar r and stable surface, that shows
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FIGURE 8-41: A comparison between the Output Characteristics of a fresh conventional OTFT and
HVOTFT to a stale OTFT and HVOTFT. The insulator is PAR. The channel length (L)=10 pm
and channel width (W)=250 pm with a 20 pm offset at the drain (OV20020).
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FIGURE 8-42: A comparison between the Output Characteristics of a fresh conventional OTFT and
HVOTFT to a stale OTFT and HVOTFT. The insulator is 02 PAR. The channel length (L)=10
pm and channel width (W)=250 pm with a 20 pm offset at the drain (OV20020).
reasonable stability, less susceptible to high field effects due to the high-n insulator
and with a smaller threshold voltage compared to the PAR based OTFTs.
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FIGURE 8-43: A comparison between the Output Characteristics of a fresh conventional OTFT and
HVOTFT to a stale OTFT and HVOTFT. The insulator is PAR/BZN. The channel length (L)=10
im and channel width (W)=250 pm with a 20 pm offset at the drain (OV20020).
8.5 CONCLUSION
Qualitatively, the HVOTFT current voltage behavior follows the simple modifica-
tions to the Si Long Channel MOSFET Model. The HVOTFTs in this work show
non-saturation behavior due to SCLC, VT rolloff and channel length modulation, an
instability created by large fringing fields at the transition of the gate and ungated
semiconductor region, and a non linear resistance in the offsets. The fundamental
physical carrier transport in pentacene which is not completely understood makes it
is difficult to develop a comprehensive analytical model for these HVOTFTs at this
time. Different device geometry, gate insulator materials, and different sized offsets,
and a field plate should be used to further assess these complications to determine how
effectively they can be mitigated and controlled. Of the three insulators evaluated,
the PAR performed the worst showing both SCLC and channel length modulation.
Fresh 02 PAR based OTFTs showed little SCLC but this was not long standing as
stale devices showed substantial SCLC and non-saturation. The PAR/BZN device
showed less SCLC compared to the PAR based device and channel length modula-
tion. The instability created by large fringing fields at the transition of the gate and
ungated semiconductor region could be mitigated by a field plate as shown by Martin
et al. and Shaw et al [33, 34]. Further, efforts should be made to develop a model to
predict maximum operating voltages for these devices.
The most substantial contribution of this work is the demonstration that organic
semiconductors are viable in HVTFTs on flexible media. The HVOTFTs can be
described with FET models developed for Si-based short channel devices, operate
similarly to a-Si HVTFTs, and can be integrated with MEMS just as easily.
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TABLE 8.8: Comparison of the performance of various High Voltage TFTs. All other HVTFTs are
Si-based except for those demonstrated in this work.
Source Unagami Martin Karim Chow This Work
et al. [1] et al. [2] et al. [3] et al. [6]
Structure Offset Drain Offset Offset Drain Offset Offset Drain
and Source Drain Soft Contact Drain and Source
Max. Temp. *C 1100 NSW 260 <350 130
Semiconductor poly-Si aSi a-Si a-Si pentacene
Insulator SiO 2  SiN SiN SiN Various
too (nm) 150 300 250 300 350-500
VT (V) 2.7 1-2 4.5 <5 -1.5-+5.4
Max VDD (V) 400 500 NS 300-800 500
L (ym) 10 5 23 9 5-10
Offset 5-20 15 NS 6-100 10-20Length (pm) 52
Saturation N Y Y Y N
Year 1988 1993 2004 2005 2012
8Not Specified
8.6 SUMMARY
CONVENTIONAL TRANSISTORS
" Functional and reproducible TFTs have been demonstrated.
" Energy band diagrams are proposed for OTFT built from PAR, 02 PAR,
and PAR/BZN based OTFTs.
" The PAR and 02 PAR device have high "off" currents and a large sub-
threshold swing. Poor gate control is the suspected cause for this in the
PAR device and parasitic conduction in the back channel of the 02 PAR
device or dues to incomplete patterning.
" Heat associated with the patterning process degrades pentacene perfor-
mance due to the appearance more bulk phase pentacene, which has lower
carrier mobility.
" The 02 plasma surface treatment is sensitive to the solvents used to strip
the resist after patterning.
HIGH VOLTAGE ORGANIC THIN FILM TRANSISTOR
" High Voltage Organic Thin Film Transistors are demonstrated. The de-
vices did not show ideal current saturation. The non saturating output
characteristic is attributed to high field effects; specifically space-charge-
limited current, V rolloff, and channel length modulation.
" Fresh PAR and the PAR/BZN based devices showed space charge limited
current and channel length modulation, while the 02 PAR based OTFTs
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showed only channel length modulation. It is believed that space-charge-
limited current in the 02 PAR based OTFTS is suppressed by the excessive
traps at the insulator/semiconductor interface used to shift the threshold
voltage.
" There is an instability brought about by the high electric field at tran-
sition from the gated to ungated region that is similar to that reported
in a-Si HVTFTs. This instability impacts device transport behavior, is
quantifiable (V,), and is reversible.
" Upon accounting for space charge limited current and channel length mod-
ulation HVOTFTs showed more ideal output and current saturation be-
havior.
" Regarding stability with the time spent in ambient from device comple-
tion, the 02 PAR based devices are the most unstable. Specifically, these
devices begin to suffer from SCLC similar to the fresh PAR based OTFTs.
The PAR and PAR/BZN based OTFTs showed decrease carrier mobility
however, better saturation behavior with a decrease in SCLC.
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Chapter 9
Conclusions and Future Work
9.1 MAJOR FINDINGS
In this work, a device technology platform has been developed and evaluated for
integrated circuits based on OTFTs and optimized to operate at low and high volt-
ages. Limits imposed by integration were identified; some of which are not technically
insurmountable. Two insulators for low voltage (Chapter 6) applications and three
insulators for high voltage (Chapter 8) applications were evaluated for their efficacy
as gate insulators. These investigations illustrate both the importance and necessity
of full device integration. This dissertation reports the following.
1. A scalable, low temperature (<130'C), fully photolithographic, fabrication pro-
cess has been developed. This process integrates OTFTs that feature the high-K
(40) gate insulator BZN (Bi1.5Zn 1Nb 1.50 7 ), and two distinct threshold voltages
(VT) on the same substrate. Materials characterization reveals conditions nec-
essary for integration in this fashion. Surface treatments applied to the surface
of the insulator are used to establish two distinct threshold voltages. In the case
of the low voltage BZN-based insulators, a thin parylene-C film serves as the
threshold voltage shifting surface treatment and it is patterned by 02 plasma.
For the high voltage insulators, 02 plasma is used to create dangling bonds on
the surface of a parylene-C insulator before the deposition of the semiconductor
layer. These dangling bonds serve as interface states that shift the threshold
voltage [1]. A composite PAR/BZN insulator stack is also used to shift the
threshold voltage and increase drive currents for the high voltage OTFT. Key
observations regarding the integration of OTFT in this dissertation are listed
below.
(a) 02 plasma was used to either define or create a surface treatment. 02
plasma alters the composition on the surface of BZN (Bii.5Zn1Nbi.50 7 by
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making it 0-rich. Exposure to 02 plasma resulted in a decrease in surface
roughness for BZN and an increase in surface roughness for parylene-C.
Last, 02 plasma increased the surface energy for both BZN and parylene-C
surfaces.
(b) For this fabrication process, surface roughness has more impact on the
microstructure of the pentacene followed by surface energy.
(c) The carrier transport properties of pentacene degrades as a result of pho-
tolithography. X-Ray Diffraction and Atomic Force Microscopy revealed
the formation of the low mobility bulk phase of pentacene as a result of
the heat generated during bakeout. The formation of bulk phase pentacene
may be limited by optimizing the bakeout process.
(d) Solvents are unavoidable when patterning with photolithography. Solvents
used to strip the resist decreased the surface energy of the 02 plasma
treated parylene-C. This indicates a modification of the interface states or
dangling bonds that shift the threshold voltage.
2. An existing technology developed by Choi et al. [2]. for low voltage applica-
tions was enhanced to allow the fabrication of simple integrated circuits using
photolithography. This allowed OTFTs with two distinct threshold voltages,
depletion-mode (VT >0 V) and enhancement-mode (VT <0 V) to be integrated
into circuits. These operating voltages for these OTFTs are below 15VI. Using
this technology platform, simple integrated circuits were demonstrated. The
resulting logic inverters operate at power supply voltages that are less than 8V
and 11-stage ring oscillator operate at a power supply voltage that is less than
12 V.
3. High-rt insulator BZN (Bi1.5Zn 1 Nbi.507 ) used as the gate insulator suffers from
low breakdown fields. As dielectric breakdown has a statistical nature, the relia-
bility of BZN was evaluated with time dependent dielectric breakdown (TDDB)
and time zero dielectric breakdown (TZDB) stress measurements which are com-
monly used to evaluate dielectric breakdown in Si-based microelectronics. The
stress tests revealed an initial non-fatal breakdown occurred at critical charge
fluence (QBD ~ 2 x 10-6 C/cm2 ) which can be related to the trap density
(PBD ~ 1.5 x 1016 C/cm 3). Prior to breakdown, conduction occurs via Schottky
Emission with a barrier height (<B)~1 eV for BZN on Au. Initial breakdown is
characterized by a change in dominant conduction mechanisms beyond a critical
trap density (PBD), from Schottky Emission to a trap assisted transport.
4. High voltage organic thin film transistors (HVOTFTs) capable of switching
high voltages (IVDD1 >300 V) using low controlling voltages (IVl < 20 V) were
demonstrated. High voltage operation is enabled by offsetting the source and/or
drain electrodes from the gate to reduce the electrostatic field (voltage drop)
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across the channel. Three different gate insulators were evaluated (1) parylene-
C, (2) 02 plasma treated parylene-C and (3) a composite insulator stack con-
sisting of high-r, (BZN (Bii.5Zn1Nbi.50 7), low-N (parylene-C) dielectrics. At
lower supply voltages (I VDDI <100 V), the device current scales as expected
with the location and size of the source and/or drain electrode offset. At high
operating voltages, (IVDDI >300 V), the HVTOFT showed clear gate control.
However as a result of the offset source and drain structure and high fields,
two distinct non-idealities were noted. HVOTFT showed non-saturating cur-
rent behavior that can be analogized to "short channel effects" seen in both
short channel FETs and a metastable charge injection barrier also seen with
a-Si based HVTFTs. Literature suggests that both the high field effects and
metastable charge injection can be modeled to predict current voltage behavior
and facilitate device design.
The work presented in this dissertation built on prior work on organic TFT device
integration. The key developments that enabled this work are listed below.
" The use of BZN and parylene-C surface treatment in OTFTs was first reported
by Choi et al. in 2005 [2].
" An account of 02 plasma being used to shift VT in OTFTs was reported by
Wang et al. in 2006 [1].
" The processes used to build devices are developed and modified from the reports
of similar processes and devices from Kymissis et al. in 2005 [3] and Nausieda
et al [4] in 2011.
" The offset drain structure used in Si-based TFTs for HVTFTs were first reported
for poly-Si in 1988 by Unagami et al. [5] and for a-Si in 1986 by Than [6] and
further developed by researchers at the Palo Alto Research Center [7, 8, 9].
9.2 FUTURE WORK
The ultimate goal of this dissertation is to demonstrate the integration of OTFT
devices into simple functional circuits. This successful demonstration also points to
how device performance and reliability can be improved in OTFTs and HVOTFTs.
Three areas are identified for the continued improvement of this technology.
9.2.1 Advancements in Device Integration
BZN/PAR Insulator for More Reliable Low Voltage Dual VT OTFTs
PAR/BZN and pBZN show similar device performance as shown in Figure 9-1. The
breakdown resistance of parylene-C is 2-4 MV/cm while the breakdown resistance for
BZN is -0.1 MVcm. The PAR/BZN composite insulator was pursued as means to
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FIGURE 9-1: Transfer Characteristics comparing
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increase the dielectric constant of the gate insulator without sacrificing breakdown re-
sistance. The deposition of BZN on top of parylene-C to create a composite insulator,
BZN/PAR (the opposite or PAR/BZN) should be explored. The likely result would
be a positive shift in threshold voltage as devices with patterned pentacene on BZN
had a positive threshold voltage. If a PAR/BZN and a BZN/PAR could be integrated
on the same wafer, this may lead to another approach for accomplishing a dual VT
technology with low operating voltages. The benefit of using such a composite insu-
lator for a low voltage dual VT technology is the added gate reliability as PAR/BZN
did not show substantial leakage or breakdown at higher operating voltages (VGs=- 2 0
V).
Field Plate for HVOTFT
The HVOTFTs showed a metastable charge injection barrier which is indicated by
V in Figure 9-3. A similar instability was reported in a-Si based HVTFT and was
attributed to trap generation in response to large fringing fields at the transition from
the gated region to the ungated region in the semiconductor [7, 10]. Martin et al.
and Shaw et al. used a field plate to the minimize size of this instability [7, 10].
Essentially, the field plate is allowing more charge to accumulate in the transition re-
gion. The excess charge effectively shortens the offset without increasing the electric
field, such that the applied VDD allows ID to rise faster (smaller V). Secondly, the
excess charge responds to the fringing fields such that fewer traps are generated and
therefore, a smaller injection barrier is created [10].
The cause of the metastable charge injection in pentacene is unconfirmed. As was the
case with the a-Si HVTFTs, device simulations can be used to verify if the source of
the instability in HVOTFTs has the same origin as the instability in a-Si HVTFTs
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FIGURE 9-4: HVOTFT with Field Plate
FIGURE 9-3: HVOTFT showing injection barrier
or Birds' Beak which is quantified by V
(i.e. trap generated due to large fringing fields) [7, 10]. If this is the case, inte-
grating a field plate should solve this instability as was demonstrated in the a-Si
HVTFTs. Adding a field plate requires another deposition and patterning process.
The HVOTFTs and the current fabrication process are compatible with the proposed
field plate addition.
Flexible Substrates
The devices reported in this work are fabricated on rigid glass substrates but this is
not a requirement as the materials and fabrication process used to build the devices
are compatible with flexible substrates. Further, all of the processes used to build
these devices occur at low temperature which maintains a compatibility with flexible
substrates. There are vacuum compatible flexible substrates such as Kapton as shown
in Figure 9-5, which are compatible with the processes used to build these devices.
Therefore, this fabrication process could be immediately implemented on flexible
substrates, such as Kapton. This is would be a key demonstration required to make
these technologies more ready for tangible applications requiring low voltage and/or
high voltage integrated devices and circuits on a flexible media.
FIGURE 9-5: Flexible Kapton 100 mm Wafer Shaped Substrate
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9.2.2 OTFT Device Model Development
Modeling VT Shift due to Encapsulation
In Chapter 6, it was concluded that the encapsulation in addition to the semiconduc-
tor/insulator surface treatment is responsible the difference in threshold voltage in
the BZN and pBZN based OTFTs. A shift in threshold voltage with encapsulation
is in agreement with Jia et al. and Kymissis et al. who attribute the shift to unin-
tentional doping [3, 11]. A modification to VT was proposed to account for additional
charges due to the parylene-C encapsulation needed for patterning (Equation 9.1).
The additional terms that appear as a result of the encapsulation are Qsemi, Qencap,it,
and Qencap.
VT = ( bm - 0S) - (Qox + Qit + Qsemi + Qencap,it + Qencap (9.1)K Eo
Where,
#M and #s: work functions of the gate metal and the semiconductor
fo: permittivity of free space
n: dielectric constant of the insulator
Qit: surface charge density at the interface between insulator and the semicon-
ductor.
Qox: charge density per unit volume in the insulator integrated over the thickness
of the insulator. See the Note below.
Qsemi: charge density per unit volume in the semiconductors integrated over the
thickness of the insulator. See the Note below.
Qencap,it: surface charge density at the interface between semiconductor and the
encapsulation.
Qencap: charge density per unit volume in the encapsulation integrated over the
thickness of the encapsulation. See the Note below.
tox: thickness of the insulator
****NOTE: Qox, Qemi, and Qencap are not sheet charges. They are the results to integrating
charge volume density (p) over the thickness (t) of each respective region. By considering locations
at interfaces, Qox, Qeemi, and Qencap can be treated as sheet charges mathematically as indicated.
See Appendix A for more detail.
Q semi Suppose most of the traps in the bulk of the semiconductor are located
in the grain boundaries as shown in Figure 9-6. As the microstructural evolu-
tion of thermally evaporated pentacene thin films follows the theory set forth
by Venables et al., grain sizes and grain boundaries can be controlled by the
substrate temperature and/or flux during deposition. Therefore, Qsemi is likely
to be modified by varying deposition conditions that change grain sizes and
distributions. By studying if and how the threshold voltage changes with grain
structure in this system, it could be concluded if the charge in the semiconductor
at the grain boundaries contribute to the shift in VT as a result of encapsulation.
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pbefore 0.0045 p ,= 0.022 p = 0.017 p fe= 0.0047
FIGURE 9-6: VT,before and pbefore refers to the threshold voltage and mobility before encapsulation
and patterning. VTafter and /afterrefers to the threshold voltage after encapsulation and patterning.
The OTFT with pentacene on BZN showed larger shift in VT compred to the pBZN based devices.
This cab be attributed the difference in grain structure and therefore Qaemi (i.e. Qsemi,BZN #
Qsemi,pBZN) in addition to Qencap,it and Qencap-
SQencap, The impact of Qa can be studied by using different encapsulations
as shown in Figure 9-7 assuming the encapsulations have different bulk change
densities and/or properties.
" Qencap,it The impact of Qap,it depends on both the grain structure the pen-
tacene and the encapsulation. The grain structure of the pentacene will de-
termine the area that the interface charges (Qencap,it) are distributed over. As
was shown in Chapter 6, the 3D and 2D growth modes have different rms
roughnesses. Comparing the 3D and 2D growth modes, this implies a differ-
ent effective area for which back channel interface charges are distributed over.
Therefore, the magnitude of Qencap,it is likely related to the growth mode (3D vs.
2D) of the pentacene thin films. Given the divergent nature of organic/inorganic
interfaces, using organic vs. inorganic encapsulation will likely give rise to dif-
Encapsulation Encapsulation Encapsulation
Semiconductor Source/Drain Semiconductor / Source/Drain Semiconductor Source/Drain
Insulation Insulation Insulation
a. _b.. __
FIGURE 9-7: Different encapsulation materials for semiconductor layer patterning
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ferent values of Qe,4i also and should be investigated in detail.
Developing an Analytical Model for HVOTFTs
Martin et al. offer an analytical model to determine the voltage drops across the
ungated and gated semiconductor regions in the a-Si based HVTFT [7]. This relies
heavily on knowing the density of states of the semiconductor as well as equilibrium
charge densities, the distribution of deep localized states, and saturation current in
the device. Upon building HVOTFTs that saturate well, a similar model should be
developed for pentacene, beyond the modifications to the Si MOSFET Models pro-
posed in Chapter 8.
9.2.3 Charge Trapping and Memory
Charge transport (ID) can be altered in an OTFT by trapped charges. That is
fundamental concept behind memory modules based on transistor and capacitive
structures.
Floating Gate Organic Thin Film Transistor
In a floating gate structure (Kahng and Sze in 1967), a metal or conductive elec-
trode is embedded and electrically isolated from or capacitively connected to all
other components (gate, source, drain, channel) in the OTFT as shown in Figure
9-8. Charge can be collected on floating gate by applying a large voltage applied at
the gate electrode. Current flows through a dielectric which surrounds the floating
gate via Fowler-Nordheim tunneling, Schottky Emission, and Frenkel-Poole conduc-
tion [12, 13]. As the floating gate is embedded in a resistive material, charge can be
stored on the floating gate for extended periods of time.
Drain Pentacene Source
(Au) (Au)7OW
Floating
Gate(Au)
Tunnel Dielectric
(BZN)
Gate Dielectric and Substrate
(SiO,)
Gate Metal (Cr/Au)
Cross Section of the Device
FIGURE 9-8: Cross section of floating gate structure
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FIGURE 9-9: Transfer Characteristic of floating
gate structure. The channel length (L)=15 pm
and the channel width (W)=500 pm
FIGURE 9-10: Output characteristics for floating
gate structures based on BZN after write (-70 V)
and erase (+70 V) VGs = - 5V
As BZN shows non-fatal breakdown at low electric fields, it may be a viable candi-
date as a tunneling dielectric for low voltage floating gate organic thin film transistors.
Figure 9-9 shows the transfer characteristics of the floating gate structures depicted
in Figure 9-8. The observed hysteresis in the transfer characteristics are indication
of charges stored on the floating gate. In the case of a TFT, the presence of charge
on the floating gate will change the threshold voltage of TFT, which will modify the
drain current. This is shown in Figures 9-9 and 9-10.
Figure 9-11 shows how the charge on the floating gate evolves with time. The solid
lines are the current measured at the source and drain. The dotted lines represent the
current through the gate electrode. The various sweeps represent the writing voltage
applied at the gate. The writing voltage is applied at -10 seconds and removed at
~22 seconds. Upon removal of the writing voltage, the current through the gate
(dotted line) drops to zero while the currents through the source and drain decay
exponentially similar to a discharging capacitor. Integrating this current over time is
a measure of the charge that was stored on the floating gate during writing.
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FIGURE 9-11: Transient behavior of floating gate structure.
~10 seconds after writing
The floating gate stays charged for
Offset Drain Structures
Two components are necessary for a functional HVTFT, an offset source or drain
electrode and a reliable gate insulator. As suspected in Chapter 8 for the HVOTFTs,
traps are generated at the transition region between the gated and the ungated semi-
conductor regions. By using a less reliable high-r insulator, high voltage operation
is lost but traps are still generated in the transition region between the gated and
ungated semiconductor as shown in Figure 9-12 even at low operating voltages. The
effect of the trapped charge at low voltages is shown in Figure 9-13 with the hystere-
sis. Figure 9-14 shows the length of time charge remains trapped in the structure,
such that ID is modified.
Charge can be stored in these two different device structures, to the extent that cur-
rent is affected. The charge in the floating gate discharges faster as shown in Figure
9-11 than the charge stored in the offset (Figure 9-14). However, the reversibility of
the charge storage in the offset is not yet well understood. Success in understanding
Damage in Semconductor Offset
FIGURE 9-12: Cross-section of HVOTFT illustrating damage in the semiconductor at the edge of
the gated region.
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ing a conventional device and a device with the channel length (L)=8 im and the channel
the offset source and drain the channel length width (W)=250 pm, VG=-10V VDD= 3 0 V stress
(L)=8pm and the channel width (W)=250pm
VDD= -1,-2,-3,-4, and -5 V
the storage of charges would be a key development for low voltage non-volatile mem-
ory cells built with a fully integrated process. It would also be a key advancement
for organic semiconductor based systems.
9.3 SUMMARY
To address the demand for more ubiquitous and multifunctional electronic systems
a technology platform for integrated systems that can be built on a flexible media
has been presented. A compatibility with a flexible media has been met by using
an organic semiconductors pentacene and low temperature processing. To address
the high operating voltages of pentacene-based TFTs, a high-K gate insulator BZN is
used in increase gate capacitance for more charge accumulation at lower voltages. As
pentacene cannot reliably doped, devices with two distinct threshold voltages were
integrated into circuits. Different and distinct threshold voltages are achieved by in-
terface engineering with surface treatments at the semiconductor/insulators interface.
Full integration is enabled by photolithographic patterning. Integrated circuits are
demonstrated for two applications that differ by required driving voltages that spans
two orders of magnitude (i.e. 5V for low voltage applications and >300 V for high
voltage applications). The same materials are used for devices for each application
which is enabled by full integration. This dissertation emphasizes the importance
of considering fabrication processes and techniques used to build devices towards
integration in addition to materials properties and performance.
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Appendix A
Derivation of Threshold Voltage
Accounting for Encapsulation
Consider the MIS stack to be a system of simple sheets of charge shown Figure A-1.
This is representative of the MIS structure for OTFT containing the BZN insulator.
For this section, Q will be in units of C/cm2. The total charge in the entire system
must be 0 (QToT=O) and the source electrode is connected to ground. The total
charge in the system is the addition of all charges density in all materials.
Source/Drain Electrodes are located at
semiconductor/ insulator interface
Q itQsemi encap,itit sm
Qgate
Insulator - Fu
tox
Q acc at VT Semiconductor
FIGURE A-1: Location and indentification of charges in the MIS capacitor.
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QTOT = 0 (A.1)
Qgate + Qox + Qit + Qacc + Qsemi + Qencap,it + Qencap = QTOT = 0 (A.2)
Where,
#m and Os: work functions of the gate metal and the semiconductor
e: permittivity of free space
rs: dielectric constant of the insulator
Cox: K x Co
Qjt: surface charge density at the interface between insulator and the
semiconductor
Qox: charge density per unit volume in the insulator integrated over
the thickness of the insulator.
Qsemi: charge density per unit volume in the semiconductors inte-
grated over the thickness of the insulator.
Qencap,it: surface charge density at the interface between insulator and
the semiconductor.
Qencap: charge density per unit volume in the encapsulation integrated
over the thickness of the encapsulation.
tox: thickness of the insulator
Qox, Qsemi, and Qencp are not sheet charges. However, by integrating (See Equation
A.3) the charge volume density (p) over the thickness (t) of each region, and consid-
ering locations at interfaces, they can be treated as sheet charges mathematically.
Q = p -dt (A.3)
The system at threshold is described by:
Qace = 0 (A.4)
Therefore, the solution for Gauss's Law for a sheet of charge is:
E = - (A.5)
2E
Electric field at the gate electrode or through the oxide is:
Qgate 
_ Qox 
_ Qit 
_ Qacc 
_ Qsemi 
_ Qencap,it Qencap - Eox (A.6)2 cox 2 Eox 2 EOx 2 Eox 2 Cox 2 eoX 2 OX
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From Equation A.2 it follows that:
Qgate = -Qox - Qit - Qacc - Qsemi - Qencap - Qencap,it (A.7)
Therefore the electric field in the oxide at the gate electrode is:
-Qox - Qu - Qacc - Qsemi - Qencap,t - Qencap Qox Qit
2 eox 2 cox 2 Eox
Qacc Qsemi Qencap,it Qencap = Eox (A.8)2EOx 2 Eox 2 EOX 2 EOX
Qox _ Qiu _ Qace _ Qsemi _ Qencap,it _ Qencap =
6Ox OX Cox EOX EOx EOX
Qox + Qut + Qacc + Qsemi + Qencap,it + Qencap'\ 
-E A.9(Qo ±Qi~± acc± =-Fox (A-9)
The definition of voltage is a potential difference:
VA - VB B (A.1)
Integrating from source/drain electrodes (where accumulation charge enter the semi-
conductor channel) to the gate electrode, through the gate oxide, VGS is defined.
VG - VS = (Om - OS) + Eox -dl (A. 11)
S
VGS =
(qm - Os) - G (Qox + Qt + Qacc + Qsemi + Qencap,it + Qencap) - (A.12)iS\ EOX
VGS =
(OM - OS ) - ( QOX + Qit + Qace + Qsemi + Qencapit + Qencap tx (A.13)
\ Cox
By definition, at threshold, Qace = 0, where VGS =VT. The expression for threshold
voltage has be modified to account for the extra interface and encapsulation charges,
where Qsemi, Qencapi, are additional terms Qencap-
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VT = (Opm - Os) - Qox + Qit + Qsemi + Qencap,it + Qencap t (A.14)
C ox
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